Unified Coverage Report :: Module :: kmac

Module : kmac

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
91.19	96.27	93.33	63.67	100.00	93.85	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut	97.24	96.27	93.33	100.00	100.00	93.85	100.00

---

Module Instance : tb.dut

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.24	96.27	93.33	100.00	100.00	93.85	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
91.76	95.89	92.30	100.00	69.42	94.11	98.84

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							tb

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_alert_tx[0].u_prim_alert_sender	100.00			100.00
gen_alert_tx[1].u_prim_alert_sender	100.00			100.00
intr_fifo_empty	86.94	90.00	77.78			80.00	100.00
intr_kmac_done	93.75	100.00	75.00			100.00	100.00
intr_kmac_err	93.75	100.00	75.00			100.00	100.00
kmac_csr_assert	100.00						100.00
sha3pad_assert_cov_if	100.00						100.00
tlul_assert_device	100.00	100.00				100.00	100.00
u_app_intf	81.44	91.14	87.72		40.00	88.35	100.00
u_errchk	94.04	97.22	96.67		80.00	96.30	100.00
u_kmac_core	95.80	98.75	92.86	100.00	100.00	92.31	90.91
u_msgfifo	97.75	100.00	95.00		100.00	93.75	100.00
u_prim_lc_sync	100.00	100.00				100.00	100.00
u_reg	98.98	99.19	96.97	100.00		98.72	100.00
u_sha3	92.16	91.91	88.51	100.00	80.56	92.00	100.00
u_sha3_done_sender	100.00	100.00				100.00	100.00
u_state_regs	100.00	100.00				100.00	100.00
u_staterd	89.97	89.88	81.45			88.54	100.00
u_tlul_adapter_msgfifo	80.11	87.12	74.69			77.38	81.25

Line Coverage for Module : kmac

	Line No.	Total	Covered	Percent
TOTAL		161	155	96.27
ALWAYS	346	0	0
ALWAYS	346	2	2	100.00
ALWAYS	352	1	0	0.00
CONT_ASSIGN	421	1	1	100.00
CONT_ASSIGN	422	1	1	100.00
CONT_ASSIGN	426	1	1	100.00
ALWAYS	429	9	9	100.00
CONT_ASSIGN	464	1	1	100.00
CONT_ASSIGN	465	1	1	100.00
CONT_ASSIGN	466	1	1	100.00
CONT_ASSIGN	469	1	1	100.00
CONT_ASSIGN	473	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	478	1	1	100.00
CONT_ASSIGN	481	1	1	100.00
ALWAYS	488	6	6	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	518	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	528	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	530	1	1	100.00
CONT_ASSIGN	532	1	1	100.00
CONT_ASSIGN	533	1	1	100.00
CONT_ASSIGN	535	1	1	100.00
CONT_ASSIGN	537	0	0
CONT_ASSIGN	539	1	1	100.00
CONT_ASSIGN	543	1	1	100.00
CONT_ASSIGN	545	1	1	100.00
CONT_ASSIGN	546	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	550	1	1	100.00
CONT_ASSIGN	553	1	1	100.00
ALWAYS	561	5	5	100.00
CONT_ASSIGN	571	1	1	100.00
CONT_ASSIGN	577	1	1	100.00
CONT_ASSIGN	578	1	1	100.00
CONT_ASSIGN	579	1	1	100.00
CONT_ASSIGN	587	1	1	100.00
CONT_ASSIGN	629	1	1	100.00
CONT_ASSIGN	635	1	1	100.00
CONT_ASSIGN	643	1	1	100.00
CONT_ASSIGN	648	1	1	100.00
ALWAYS	651	5	5	100.00
CONT_ASSIGN	679	1	1	100.00
CONT_ASSIGN	684	1	1	100.00
ALWAYS	687	7	5	71.43
CONT_ASSIGN	723	1	1	100.00
CONT_ASSIGN	728	1	0	0.00
CONT_ASSIGN	735	1	1	100.00
CONT_ASSIGN	745	1	1	100.00
ALWAYS	765	3	3	100.00
ALWAYS	769	28	28	100.00
CONT_ASSIGN	920	1	1	100.00
CONT_ASSIGN	923	1	1	100.00
CONT_ASSIGN	992	1	1	100.00
CONT_ASSIGN	994	1	1	100.00
CONT_ASSIGN	1029	1	1	100.00
CONT_ASSIGN	1034	1	1	100.00
CONT_ASSIGN	1035	1	1	100.00
CONT_ASSIGN	1037	1	1	100.00
CONT_ASSIGN	1040	0	0
ALWAYS	1161	0	0
ALWAYS	1161	2	2	100.00
CONT_ASSIGN	1315	1	0	0.00
CONT_ASSIGN	1316	1	1	100.00
CONT_ASSIGN	1317	1	1	100.00
CONT_ASSIGN	1327	1	1	100.00
CONT_ASSIGN	1328	1	1	100.00
CONT_ASSIGN	1334	1	1	100.00
CONT_ASSIGN	1335	1	1	100.00
CONT_ASSIGN	1336	1	1	100.00
CONT_ASSIGN	1337	1	1	100.00
CONT_ASSIGN	1340	1	1	100.00
CONT_ASSIGN	1349	1	1	100.00
CONT_ASSIGN	1391	1	1	100.00
CONT_ASSIGN	1405	1	1	100.00
CONT_ASSIGN	1412	1	1	100.00
CONT_ASSIGN	1417	1	1	100.00
ALWAYS	1423	6	5	83.33
CONT_ASSIGN	1432	1	1	100.00
CONT_ASSIGN	1434	1	1	100.00
ALWAYS	1446	4	4	100.00
CONT_ASSIGN	1452	1	1	100.00
ALWAYS	1475	4	4	100.00
ALWAYS	1485	3	3	100.00
CONT_ASSIGN	1496	1	1	100.00
CONT_ASSIGN	1500	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
346	1	1
347	1	1
352	0	1
421	1	1
422	1	1
426	1	1
429	1	1
430	1	1
431	1	1
432	1	1
434	1	1
436	1	1
440	1	1
444	1	1
448	1	1
464	1	1
465	1	1
466	1	1
469	1	1
473	1	1
474	1	1
478	1	1
481	1	1
488	1	1
489	1	1
490	1	1
491	1	1
492	1	1
493	1	1
			MISSING_ELSE
			MISSING_ELSE
513	1	1
518	1	1
525	1	1
528	1	1
529	1	1
530	1	1
532	1	1
533	1	1
535	1	1
537		unreachable
539	1	1
543	1	1
545	1	1
546	1	1
549	1	1
550	1	1
553	1	1
561	1	1
562	1	1
563	1	1
564	1	1
566	1	1
571	1	1
577	1	1
578	1	1
579	1	1
587	1	1
629	1	1
635	1	1
643	1	1
648	1	1
651	1	1
652	1	1
653	1	1
655	1	1
656	1	1
679	1	1
684	1	1
687	1	1
689	1	1
694	1	1
698	1	1
702	1	1
706	0	1
710	0	1
723	1	1
728	0	1
735	1	1
745	1	1
765	3	3
769	1	1
771	1	1
772	1	1
774	1	1
776	1	1
778	1	1
779	1	1
782	1	1
785	1	1
791	1	1
792	1	1
794	1	1
799	1	1
800	1	1
801	1	1
803	1	1
809	1	1
814	1	1
815	1	1
817	1	1
819	1	1
825	1	1
826	1	1
828	1	1
834	1	1
835	1	1
847	1	1
848	1	1
			MISSING_ELSE
920	1	1
923	1	1
992	1	1
994	1	1
1029	1	1
1034	1	1
1035	1	1
1037	1	1
1040		unreachable
1161	1	1
1162	1	1
1315	0	1
1316	1	1
1317	1	1
1327	1	1
1328	1	1
1334	1	1
1335	1	1
1336	1	1
1337	1	1
1340	1	1
1349	1	1
1391	1	1
1405	1	1
1412	1	1
1417	1	1
1423	1	1
1424	1	1
1425	1	1
1426	0	1
1427	1	1
1428	1	1
			MISSING_ELSE
1432	1	1
1434	1	1
1446	1	1
1447	1	1
1448	1	1
1449	1	1
			MISSING_ELSE
1452	1	1
1475	1	1
1476	1	1
1477	1	1
1479	1	1
			MISSING_ELSE
1485	1	1
1486	1	1
1489	1	1
1496	1	1
1500	1	1
1502	6	6

---

Cond Coverage for Module : kmac

	Total	Covered	Percent
Conditions	90	84	93.33
Logical	90	84	93.33
Non-Logical	0	0
Event	0	0

 LINE       426
 EXPRESSION (cmd_update ? cmd_q : CmdNone)
             -----1----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T3,T4

 LINE       464
 EXPRESSION (sha3_fsm == StIdle)
            ----------1---------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       465
 EXPRESSION (sha3_fsm == StAbsorb)
            -----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T3,T4

 LINE       466
 EXPRESSION (sha3_fsm == StSqueeze)
            -----------1-----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T4,T5

 LINE       478
 EXPRESSION (sha3_fsm == StIdle)
            ----------1---------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       530
 EXPRESSION (reg2hw.cmd.entropy_req.q && reg2hw.cmd.entropy_req.qe)
             ------------1-----------    ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T1,T3,T4
1	1	Covered	T5,T17,T24

 LINE       539
 EXPRESSION (reg2hw.cmd.hash_cnt_clr.qe && reg2hw.cmd.hash_cnt_clr.q)
             -------------1------------    ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T1,T3,T4
1	1	Covered	T5,T17,T24

 LINE       543
 EXPRESSION (reg2hw.cfg_shadowed.entropy_ready.q & reg2hw.cfg_shadowed.entropy_ready.qe)
             -----------------1-----------------   ------------------2-----------------

-1-	-2-	Status	Tests
0	1	Covered	T43,T44,T45
1	0	Covered	T1,T3,T4
1	1	Covered	T1,T3,T4

 LINE       550
 EXPRESSION (cfg_msg_mask & msg_valid & msg_ready)
             ------1-----   ----2----   ----3----

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T5
1	0	1	Covered	T3,T4,T5
1	1	0	Covered	T1,T3,T4
1	1	1	Covered	T3,T4,T5

 LINE       563
 EXPRESSION ((sha3_fsm == StIdle) && (msgfifo_empty || SecIdleAcceptSwMsg))
             ----------1---------    ------------------2------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       563
 SUB-EXPRESSION (sha3_fsm == StIdle)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T3,T4
1	Covered	T1,T2,T3

 LINE       563
 SUB-EXPRESSION (msgfifo_empty || SecIdleAcceptSwMsg)
                 ------1------    ---------2--------

-1-	-2-	Status	Tests
0	-	Covered	T1,T3,T4
1	-	Covered	T1,T2,T3

 LINE       571
 EXPRESSION (reg2hw.cmd.err_processed.q & reg2hw.cmd.err_processed.qe)
             -------------1------------   -------------2-------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T1,T2,T3
1	1	Covered	T19,T20,T21

 LINE       629
 EXPRESSION (msgfifo_empty_q & ((~msgfifo_empty)))
             -------1-------   ---------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T3,T4

 LINE       635
 EXPRESSION (msgfifo_full ? 1'b1 : (msgfifo_empty_negedge ? 1'b0 : (msgfifo2kmac_process ? 1'b0 : msgfifo_full_seen_q)))
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T24,T22

 LINE       635
 SUB-EXPRESSION (msgfifo_empty_negedge ? 1'b0 : (msgfifo2kmac_process ? 1'b0 : msgfifo_full_seen_q))
                 ----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T3,T4

 LINE       635
 SUB-EXPRESSION (msgfifo2kmac_process ? 1'b0 : msgfifo_full_seen_q)
                 ----------1---------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T4,T5

 LINE       643
 EXPRESSION (app_active ? 1'b1 : ((sha3_fsm != StAbsorb) ? 1'b1 : (msgfifo2kmac_process ? 1'b1 : ((~msgfifo_full_seen_q)))))
             -----1----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T5,T17

 LINE       643
 SUB-EXPRESSION ((sha3_fsm != StAbsorb) ? 1'b1 : (msgfifo2kmac_process ? 1'b1 : ((~msgfifo_full_seen_q))))
                 -----------1----------

-1-	Status	Tests
0	Covered	T3,T4,T5
1	Covered	T1,T2,T3

 LINE       643
 SUB-EXPRESSION (sha3_fsm != StAbsorb)
                -----------1----------

-1-	Status	Tests
0	Covered	T3,T4,T5
1	Covered	T1,T2,T3

 LINE       643
 SUB-EXPRESSION (msgfifo2kmac_process ? 1'b1 : ((~msgfifo_full_seen_q)))
                 ----------1---------

-1-	Status	Tests
0	Covered	T3,T4,T5
1	Covered	T3,T4,T5

 LINE       648
 EXPRESSION (msgfifo_empty_gate ? 1'b0 : msgfifo_empty)
             ---------1--------

-1-	Status	Tests
0	Covered	T3,T22,T39
1	Covered	T1,T2,T3

 LINE       679
 EXPRESSION (sha3_err.valid | app_err.valid | entropy_err.valid | errchecker_err.valid)
             -------1------   ------2------   --------3--------   ----------4---------

-1-	-2-	-3-	-4-	Status	Tests
0	0	0	0	Covered	T1,T2,T3
0	0	0	1	Covered	T26,T46,T29
0	0	1	0	Not Covered
0	1	0	0	Covered	T1,T19,T26
1	0	0	0	Covered	T18,T22,T23

 LINE       723
 EXPRESSION (sha3_count_error | kmac_entropy_hash_counter_error | key_index_error | msgfifo_counter_error)
             --------1-------   ---------------2---------------   -------3-------   ----------4----------

-1-	-2-	-3-	-4-	Status	Tests
0	0	0	0	Covered	T1,T2,T3
0	0	0	1	Not Covered
0	0	1	0	Covered	T6,T10,T11
0	1	0	0	Unreachable
1	0	0	0	Covered	T6,T10,T11

 LINE       735
 EXPRESSION (sha3_state_error | kmac_errchk_state_error | kmac_core_state_error | kmac_app_state_error | kmac_entropy_state_error | kmac_state_error)
             --------1-------   -----------2-----------   ----------3----------   ----------4---------   ------------5-----------   --------6-------

-1-	-2-	-3-	-4-	-5-	-6-	Status	Tests
0	0	0	0	0	0	Covered	T1,T2,T3
0	0	0	0	0	1	Covered	T6,T10,T11
0	0	0	0	1	0	Unreachable
0	0	0	1	0	0	Covered	T6,T10,T11
0	0	1	0	0	0	Covered	T6,T10,T11
0	1	0	0	0	0	Covered	T6,T10,T11
1	0	0	0	0	0	Covered	T6,T10,T11

 LINE       776
 EXPRESSION (kmac_cmd == CmdStart)
            -----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T3,T4

 LINE       778
 EXPRESSION (CShake == app_sha3_mode)
            ------------1------------

-1-	Status	Tests
0	Covered	T3,T4,T5
1	Covered	T1,T3,T5

 LINE       792
 EXPRESSION (app_kmac_en ? KmacKeyBlock : KmacMsgFeed)
             -----1-----

-1-	Status	Tests
0	Covered	T5,T17,T18
1	Covered	T3,T5,T14

 LINE       1029
 EXPRESSION (tlram_req & tlram_we)
             ----1----   ----2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Not Covered
1	1	Covered	T1,T3,T4

 LINE       1162
 EXPRESSION (reg_state_valid ? reg_state[i] : 'b0)
             -------1-------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T4,T5

 LINE       1405
 SUB-EXPRESSION (reg2hw.alert_test.fatal_fault_err.q & reg2hw.alert_test.fatal_fault_err.qe)
                 -----------------1-----------------   ------------------2-----------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T47,T48
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T47,T48

 LINE       1405
 SUB-EXPRESSION (reg2hw.alert_test.recov_operation_err.q & reg2hw.alert_test.recov_operation_err.qe)
                 -------------------1-------------------   --------------------2-------------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T47,T48
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T47,T48

 LINE       1434
 EXPRESSION (shadowed_storage_err | alert_intg_err | sparse_fsm_error | counter_error | control_integrity_error)
             ----------1---------   -------2------   --------3-------   ------4------   -----------5-----------

-1-	-2-	-3-	-4-	-5-	Status	Tests
0	0	0	0	0	Covered	T1,T2,T3
0	0	0	0	1	Not Covered
0	0	0	1	0	Covered	T6,T10,T11
0	0	1	0	0	Covered	T1,T6,T7
0	1	0	0	0	Covered	T6,T10,T11
1	0	0	0	0	Not Covered

---

Toggle Coverage for Module : kmac

	Total	Covered	Percent
Totals	71	64	90.14
Total Bits	6534	4160	63.67
Total Bits 0->1	3267	2080	63.67
Total Bits 1->0	3267	2080	63.67

Ports	71	64	90.14
Port Bits	6534	4160	63.67
Port Bits 0->1	3267	2080	63.67
Port Bits 1->0	3267	2080	63.67

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T1,T18,T22	Yes	T1,T2,T3	INPUT
rst_shadowed_ni	Yes	Yes	T1,T18,T22	Yes	T1,T2,T3	INPUT
clk_edn_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_edn_ni	Yes	Yes	T1,T18,T22	Yes	T1,T2,T3	INPUT
tl_i.d_ready	Yes	Yes	T1,T5,T12	Yes	T1,T2,T3	INPUT
tl_i.a_user.data_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.cmd_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.instr_type[3:0]	Yes	Yes	T1,T5,T18	Yes	T1,T5,T18	INPUT
tl_i.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_data[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_mask[3:0]	Yes	Yes	T1,T3,T4	Yes	T1,T3,T4	INPUT
tl_i.a_address[31:0]	Yes	Yes	T1,T3,T4	Yes	T1,T3,T4	INPUT
tl_i.a_source[7:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_size[1:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_opcode[2:0]	Yes	Yes	T1,T2,T3	Yes	T1,T3,T4	INPUT
tl_i.a_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_o.a_ready	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_error	Yes	Yes	T18,T49,T50	Yes	T18,T49,T50	OUTPUT
tl_o.d_user.data_intg[6:0]	Yes	Yes	T1,T3,T4	Yes	T1,T3,T4	OUTPUT
tl_o.d_user.rsp_intg[5:0]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T3,T4	OUTPUT
tl_o.d_user.rsp_intg[6]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_data[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T3,T4	OUTPUT
tl_o.d_sink	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_source[7:0]	Yes	Yes	T2,T3,T4	Yes	T2,T3,T4	OUTPUT
tl_o.d_size[1:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_opcode[0]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_rx_i[0].ack_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
alert_rx_i[0].ack_p	Yes	Yes	T2,T47,T48	Yes	T2,T47,T48	INPUT
alert_rx_i[0].ping_n	Unreachable	Unreachable		Unreachable		INPUT
alert_rx_i[0].ping_p	Unreachable	Unreachable		Unreachable		INPUT
alert_rx_i[1].ack_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
alert_rx_i[1].ack_p	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	INPUT
alert_rx_i[1].ping_n	Unreachable	Unreachable		Unreachable		INPUT
alert_rx_i[1].ping_p	Unreachable	Unreachable		Unreachable		INPUT
alert_tx_o[0].alert_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_tx_o[0].alert_p	Yes	Yes	T2,T47,T48	Yes	T2,T47,T48	OUTPUT
alert_tx_o[1].alert_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_tx_o[1].alert_p	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	OUTPUT
keymgr_key_i.key[1:0][255:0]	Yes	Yes	T3,T5,T15	Yes	T3,T5,T15	INPUT
keymgr_key_i.valid	Yes	Yes	T3,T5,T14	Yes	T1,T3,T5	INPUT
app_i[0].last	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[0].strb[7:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[0].data[63:0]	Yes	Yes	T1,T5,T17	Yes	T5,T17,T18	INPUT
app_i[0].valid	Yes	Yes	T1,T5,T17	Yes	T1,T5,T17	INPUT
app_i[1].last	Yes	Yes	T5,T17,T24	Yes	T5,T17,T18	INPUT
app_i[1].strb[7:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[1].data[63:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[1].valid	Yes	Yes	T1,T5,T17	Yes	T1,T5,T17	INPUT
app_i[2].last	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[2].strb[7:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[2].data[63:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[2].valid	Yes	Yes	T1,T5,T17	Yes	T1,T5,T17	INPUT
app_o[0].error	Yes	Yes	T1,T18,T19	Yes	T1,T18,T19	OUTPUT
app_o[0].digest_share1[383:0]	No	No		No		OUTPUT
app_o[0].digest_share0[383:0]	Yes	Yes	T5,T17,T24	Yes	T5,T17,T24	OUTPUT
app_o[0].done	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
app_o[0].ready	Yes	Yes	T1,T5,T17	Yes	T1,T5,T17	OUTPUT
app_o[1].error	Yes	Yes	T23,T25,T51	Yes	T23,T25,T51	OUTPUT
app_o[1].digest_share1[383:0]	No	No		No		OUTPUT
app_o[1].digest_share0[383:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
app_o[1].done	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
app_o[1].ready	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
app_o[2].error	Yes	Yes	T18,T22,T23	Yes	T18,T22,T23	OUTPUT
app_o[2].digest_share1[383:0]	No	No		No		OUTPUT
app_o[2].digest_share0[383:0]	Yes	Yes	T5,T17,T24	Yes	T5,T17,T24	OUTPUT
app_o[2].done	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
app_o[2].ready	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
entropy_o.edn_req	No	No		No		OUTPUT
entropy_i.edn_bus[31:0]	No	No		No		INPUT
entropy_i.edn_fips	No	No		No		INPUT
entropy_i.edn_ack	No	No		No		INPUT
lc_escalate_en_i[3:0]	Yes	Yes	T7,T31,T32	Yes	T7,T31,T32	INPUT
intr_kmac_done_o	Yes	Yes	T3,T4,T5	Yes	T3,T4,T5	OUTPUT
intr_fifo_empty_o	Yes	Yes	T3,T22,T39	Yes	T3,T22,T39	OUTPUT
intr_kmac_err_o	Yes	Yes	T1,T19,T22	Yes	T1,T19,T22	OUTPUT
en_masking_o	Unreachable	Unreachable		Unreachable		OUTPUT
idle_o[3:0]	Yes	Yes	T1,T3,T4	Yes	T1,T3,T4	OUTPUT

*Tests covering at least one bit in the range

---

FSM Coverage for Module : kmac

Summary for FSM :: kmac_st

	Total	Covered	Percent
States	6	6	100.00	(Not included in score)
Transitions	13	13	100.00
Sequences	0	0

State, Transition and Sequence Details for FSM :: kmac_st

---

states	Line No.	Covered	Tests
KmacDigest	817	Covered	T3,T4,T5
KmacIdle	785	Covered	T1,T2,T3
KmacKeyBlock	792	Covered	T3,T5,T14
KmacMsgFeed	782	Covered	T3,T4,T5
KmacPrefix	779	Covered	T1,T3,T5
KmacTerminalError	834	Covered	T1,T6,T7

transitions	Line No.	Covered	Tests
KmacDigest->KmacIdle	826	Covered	T3,T4,T5
KmacDigest->KmacTerminalError	848	Covered	T52,T53,T54
KmacIdle->KmacMsgFeed	782	Covered	T3,T4,T5
KmacIdle->KmacPrefix	779	Covered	T1,T3,T5
KmacIdle->KmacTerminalError	848	Covered	T6,T10,T11
KmacKeyBlock->KmacMsgFeed	801	Covered	T3,T5,T14
KmacKeyBlock->KmacTerminalError	848	Covered	T34,T55,T56
KmacMsgFeed->KmacDigest	817	Covered	T3,T4,T5
KmacMsgFeed->KmacIdle	814	Covered	T5,T17,T18
KmacMsgFeed->KmacTerminalError	848	Covered	T7,T31,T32
KmacPrefix->KmacKeyBlock	792	Covered	T3,T5,T14
KmacPrefix->KmacMsgFeed	792	Covered	T5,T17,T18
KmacPrefix->KmacTerminalError	848	Covered	T1,T8,T57

---

Branch Coverage for Module : kmac

	Line No.	Total	Covered	Percent
Branches		65	61	93.85
TERNARY	426	2	2	100.00
TERNARY	635	4	4	100.00
TERNARY	643	4	4	100.00
TERNARY	648	2	2	100.00
CASE	434	6	5	83.33
IF	488	3	3	100.00
IF	561	3	3	100.00
IF	651	2	2	100.00
CASE	689	6	4	66.67
IF	765	2	2	100.00
CASE	774	15	15	100.00
IF	847	2	2	100.00
TERNARY	1162	2	2	100.00
IF	1423	4	3	75.00
IF	1446	3	3	100.00
IF	1475	3	3	100.00
IF	1485	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	426	(cmd_update) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T3,T4
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	635	(msgfifo_full) ? 
-2-:	635	(msgfifo_empty_negedge) ? 
-3-:	635	(msgfifo2kmac_process) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T3,T24,T22
0	1	-	Covered	T1,T3,T4
0	0	1	Covered	T3,T4,T5
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	643	(app_active) ? 
-2-:	643	((sha3_fsm != StAbsorb)) ? 
-3-:	643	(msgfifo2kmac_process) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T5,T17
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T3,T4,T5
0	0	0	Covered	T3,T4,T5

	LineNo.	Expression
-1-:	648	(msgfifo_empty_gate) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T3,T22,T39

	LineNo.	Expression
-1-:	434	case (kmac_cmd)

Branches:

-1-	Status	Tests
CmdStart	Covered	T1,T3,T4
CmdProcess	Covered	T3,T4,T5
CmdManualRun	Covered	T3,T5,T14
CmdDone	Covered	T3,T4,T5
CmdNone	Covered	T1,T2,T3
default	Not Covered

	LineNo.	Expression
-1-:	488	if ((!rst_ni))
-2-:	490	if (engine_stable)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T3,T4

	LineNo.	Expression
-1-:	561	if ((!rst_ni))
-2-:	563	if (((sha3_fsm == StIdle) && (msgfifo_empty || SecIdleAcceptSwMsg)))

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T3,T4

	LineNo.	Expression
-1-:	651	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	689	case (1'b1)

Branches:

-1-	Status	Tests
app_err.valid	Covered	T1,T19,T26
errchecker_err.valid	Covered	T26,T46,T29
sha3_err.valid	Covered	T18,T22,T23
entropy_err.valid	Not Covered
msgfifo_err.valid	Not Covered
default	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	765	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	774	case (kmac_st)
-2-:	776	if ((kmac_cmd == CmdStart))
-3-:	778	if ((CShake == app_sha3_mode))
-4-:	791	if (sha3_block_processed)
-5-:	792	(app_kmac_en) ? 
-6-:	800	if (sha3_block_processed)
-7-:	809	if ((prim_mubi_pkg::mubi4_test_true_strict(sha3_absorbed) && prim_mubi_pkg::mubi4_test_true_strict(sha3_done)))
-8-:	815	if ((prim_mubi_pkg::mubi4_test_true_strict(sha3_absorbed) && prim_mubi_pkg::mubi4_test_false_loose(sha3_done)))
-9-:	825	if (prim_mubi_pkg::mubi4_test_true_strict(sha3_done))

Branches:

-1-	-2-	-3-	-4-	-5-	-6-	-7-	-8-	-9-	Status	Tests
KmacIdle	1	1	-	-	-	-	-	-	Covered	T1,T3,T5
KmacIdle	1	0	-	-	-	-	-	-	Covered	T3,T4,T5
KmacIdle	0	-	-	-	-	-	-	-	Covered	T1,T2,T3
KmacPrefix	-	-	1	1	-	-	-	-	Covered	T3,T5,T14
KmacPrefix	-	-	1	0	-	-	-	-	Covered	T5,T17,T18
KmacPrefix	-	-	0	-	-	-	-	-	Covered	T1,T3,T5
KmacKeyBlock	-	-	-	-	1	-	-	-	Covered	T3,T5,T14
KmacKeyBlock	-	-	-	-	0	-	-	-	Covered	T3,T5,T14
KmacMsgFeed	-	-	-	-	-	1	-	-	Covered	T5,T17,T18
KmacMsgFeed	-	-	-	-	-	0	1	-	Covered	T3,T4,T5
KmacMsgFeed	-	-	-	-	-	0	0	-	Covered	T3,T4,T5
KmacDigest	-	-	-	-	-	-	-	1	Covered	T3,T4,T5
KmacDigest	-	-	-	-	-	-	-	0	Covered	T3,T4,T5
KmacTerminalError	-	-	-	-	-	-	-	-	Covered	T1,T6,T7
default	-	-	-	-	-	-	-	-	Covered	T6,T10,T11

	LineNo.	Expression
-1-:	847	if (lc_ctrl_pkg::lc_tx_test_true_loose(lc_escalate_en[0]))

Branches:

-1-	Status	Tests
1	Covered	T1,T6,T7
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	1162	(reg_state_valid) ? 

Branches:

-1-	Status	Tests
1	Covered	T3,T4,T5
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	1423	if ((!rst_ni))
-2-:	1425	if (alert_recov_operation)
-3-:	1427	if (err_processed)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Not Covered
0	0	1	Covered	T19,T20,T21
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	1446	if ((!rst_ni))
-2-:	1448	if (alert_fatal)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T6,T7
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	1475	if ((!rst_ni))
-2-:	1477	if (alerts[1])

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T6,T7
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	1485	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

---

Assert Coverage for Module : kmac

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	30	30	100.00	30	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	30	30	100.00	30	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
AlertKnownO_A	2147483647	2147483647	0	0
CmdSparse_M	2147483647	1287142	0	0
EnMaskingKnown_A	2147483647	2147483647	0	0
EntropyReadyLatched_A	2147483647	339046	0	0
EntrySizeRegSameToEntrySizePkg_A	1023	1023	0	0
ErrProcessedLatched_A	2147483647	520	0	0
FifoEmpty_A	2147483647	2147483647	0	0
FpvSecCmErrorCheckFsmCheck_A	2147483647	70	0	0
FpvSecCmKeccackFsmCheck_A	2147483647	70	0	0
FpvSecCmKeyIndexCountCheck_A	2147483647	70	0	0
FpvSecCmKmacAppFsmCheck_A	2147483647	70	0	0
FpvSecCmKmacCoreFsmCheck_A	2147483647	70	0	0
FpvSecCmKmacFsmCheck_A	2147483647	70	0	0
FpvSecCmRegWeOnehotCheck_A	2147483647	70	0	0
FpvSecCmRoundCountCheck_A	2147483647	70	0	0
FpvSecCmSHA3FsmCheck_A	2147483647	70	0	0
FpvSecCmSHA3padFsmCheck_A	2147483647	70	0	0
FpvSecCmSentMsgCountCheck_A	2147483647	70	0	0
KmacCmd_A	2147483647	2147483647	0	0
KmacDone_A	2147483647	2147483647	0	0
KmacErr_A	2147483647	2147483647	0	0
KmacStKnown_A	2147483647	2147483647	0	0
NumAlerts2_A	1023	1023	0	0
NumEntriesRegSameToNumEntriesPkg_A	1023	1023	0	0
PrefixRegSameToPrefixPkg_A	1023	1023	0	0
SecretKeyDivideBy32_A	1023	1023	0	0
Sha3AbsorbedPulse_A	2147483647	349350	0	0
TlOAReadyKnown_A	2147483647	2147483647	0	0
TlODValidKnown_A	2147483647	2147483647	0	0
u_state_regs_A	2147483647	2147483647	0	0

AlertKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

CmdSparse_M

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1287142	0	0
T1	2732	1	0	0
T2	843	0	0	0
T3	651481	1023	0	0
T4	135913	1002	0	0
T5	122532	957	0	0
T12	171328	7476	0	0
T13	923634	1200	0	0
T14	20556	13	0	0
T15	224385	327	0	0
T16	5937	30	0	0
T17	0	365	0	0

EnMaskingKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

EntropyReadyLatched_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	339046	0	0
T1	2732	1	0	0
T2	843	0	0	0
T3	651481	145	0	0
T4	135913	304	0	0
T5	122532	163	0	0
T12	171328	2257	0	0
T13	923634	365	0	0
T14	20556	2	0	0
T15	224385	101	0	0
T16	5937	9	0	0
T17	0	72	0	0

EntrySizeRegSameToEntrySizePkg_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1023	1023	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T12	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0

ErrProcessedLatched_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	520	0	0
T19	144764	16	0	0
T20	0	18	0	0
T21	0	8	0	0
T22	799086	0	0	0
T26	403712	0	0	0
T58	0	12	0	0
T59	0	1	0	0
T60	0	2	0	0
T61	0	19	0	0
T62	0	11	0	0
T63	0	19	0	0
T64	0	18	0	0
T65	601806	0	0	0
T66	433831	0	0	0
T67	470231	0	0	0
T68	188726	0	0	0
T69	705269	0	0	0
T70	496196	0	0	0
T71	421182	0	0	0

FifoEmpty_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

FpvSecCmErrorCheckFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmKeccackFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmKeyIndexCountCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmKmacAppFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmKmacCoreFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmKmacFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmRegWeOnehotCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmRoundCountCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmSHA3FsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmSHA3padFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmSentMsgCountCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

KmacCmd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

KmacDone_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

KmacErr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

KmacStKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

NumAlerts2_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1023	1023	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T12	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0

NumEntriesRegSameToNumEntriesPkg_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1023	1023	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T12	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0

PrefixRegSameToPrefixPkg_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1023	1023	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T12	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0

SecretKeyDivideBy32_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1023	1023	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T12	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0

Sha3AbsorbedPulse_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	349350	0	0
T3	651481	145	0	0
T4	135913	310	0	0
T5	122532	163	0	0
T12	171328	2337	0	0
T13	923634	374	0	0
T14	20556	2	0	0
T15	224385	102	0	0
T16	5937	9	0	0
T17	316054	72	0	0
T18	474075	149	0	0

TlOAReadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

TlODValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

u_state_regs_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

Line Coverage for Instance : tb.dut

	Line No.	Total	Covered	Percent
TOTAL		161	155	96.27
ALWAYS	346	0	0
ALWAYS	346	2	2	100.00
ALWAYS	352	1	0	0.00
CONT_ASSIGN	421	1	1	100.00
CONT_ASSIGN	422	1	1	100.00
CONT_ASSIGN	426	1	1	100.00
ALWAYS	429	9	9	100.00
CONT_ASSIGN	464	1	1	100.00
CONT_ASSIGN	465	1	1	100.00
CONT_ASSIGN	466	1	1	100.00
CONT_ASSIGN	469	1	1	100.00
CONT_ASSIGN	473	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	478	1	1	100.00
CONT_ASSIGN	481	1	1	100.00
ALWAYS	488	6	6	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	518	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	528	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	530	1	1	100.00
CONT_ASSIGN	532	1	1	100.00
CONT_ASSIGN	533	1	1	100.00
CONT_ASSIGN	535	1	1	100.00
CONT_ASSIGN	537	0	0
CONT_ASSIGN	539	1	1	100.00
CONT_ASSIGN	543	1	1	100.00
CONT_ASSIGN	545	1	1	100.00
CONT_ASSIGN	546	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	550	1	1	100.00
CONT_ASSIGN	553	1	1	100.00
ALWAYS	561	5	5	100.00
CONT_ASSIGN	571	1	1	100.00
CONT_ASSIGN	577	1	1	100.00
CONT_ASSIGN	578	1	1	100.00
CONT_ASSIGN	579	1	1	100.00
CONT_ASSIGN	587	1	1	100.00
CONT_ASSIGN	629	1	1	100.00
CONT_ASSIGN	635	1	1	100.00
CONT_ASSIGN	643	1	1	100.00
CONT_ASSIGN	648	1	1	100.00
ALWAYS	651	5	5	100.00
CONT_ASSIGN	679	1	1	100.00
CONT_ASSIGN	684	1	1	100.00
ALWAYS	687	7	5	71.43
CONT_ASSIGN	723	1	1	100.00
CONT_ASSIGN	728	1	0	0.00
CONT_ASSIGN	735	1	1	100.00
CONT_ASSIGN	745	1	1	100.00
ALWAYS	765	3	3	100.00
ALWAYS	769	28	28	100.00
CONT_ASSIGN	920	1	1	100.00
CONT_ASSIGN	923	1	1	100.00
CONT_ASSIGN	992	1	1	100.00
CONT_ASSIGN	994	1	1	100.00
CONT_ASSIGN	1029	1	1	100.00
CONT_ASSIGN	1034	1	1	100.00
CONT_ASSIGN	1035	1	1	100.00
CONT_ASSIGN	1037	1	1	100.00
CONT_ASSIGN	1040	0	0
ALWAYS	1161	0	0
ALWAYS	1161	2	2	100.00
CONT_ASSIGN	1315	1	0	0.00
CONT_ASSIGN	1316	1	1	100.00
CONT_ASSIGN	1317	1	1	100.00
CONT_ASSIGN	1327	1	1	100.00
CONT_ASSIGN	1328	1	1	100.00
CONT_ASSIGN	1334	1	1	100.00
CONT_ASSIGN	1335	1	1	100.00
CONT_ASSIGN	1336	1	1	100.00
CONT_ASSIGN	1337	1	1	100.00
CONT_ASSIGN	1340	1	1	100.00
CONT_ASSIGN	1349	1	1	100.00
CONT_ASSIGN	1391	1	1	100.00
CONT_ASSIGN	1405	1	1	100.00
CONT_ASSIGN	1412	1	1	100.00
CONT_ASSIGN	1417	1	1	100.00
ALWAYS	1423	6	5	83.33
CONT_ASSIGN	1432	1	1	100.00
CONT_ASSIGN	1434	1	1	100.00
ALWAYS	1446	4	4	100.00
CONT_ASSIGN	1452	1	1	100.00
ALWAYS	1475	4	4	100.00
ALWAYS	1485	3	3	100.00
CONT_ASSIGN	1496	1	1	100.00
CONT_ASSIGN	1500	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00
CONT_ASSIGN	1502	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
346	1	1
347	1	1
352	0	1
421	1	1
422	1	1
426	1	1
429	1	1
430	1	1
431	1	1
432	1	1
434	1	1
436	1	1
440	1	1
444	1	1
448	1	1
464	1	1
465	1	1
466	1	1
469	1	1
473	1	1
474	1	1
478	1	1
481	1	1
488	1	1
489	1	1
490	1	1
491	1	1
492	1	1
493	1	1
			MISSING_ELSE
			MISSING_ELSE
513	1	1
518	1	1
525	1	1
528	1	1
529	1	1
530	1	1
532	1	1
533	1	1
535	1	1
537		unreachable
539	1	1
543	1	1
545	1	1
546	1	1
549	1	1
550	1	1
553	1	1
561	1	1
562	1	1
563	1	1
564	1	1
566	1	1
571	1	1
577	1	1
578	1	1
579	1	1
587	1	1
629	1	1
635	1	1
643	1	1
648	1	1
651	1	1
652	1	1
653	1	1
655	1	1
656	1	1
679	1	1
684	1	1
687	1	1
689	1	1
694	1	1
698	1	1
702	1	1
706	0	1
710	0	1
723	1	1
728	0	1
735	1	1
745	1	1
765	3	3
769	1	1
771	1	1
772	1	1
774	1	1
776	1	1
778	1	1
779	1	1
782	1	1
785	1	1
791	1	1
792	1	1
794	1	1
799	1	1
800	1	1
801	1	1
803	1	1
809	1	1
814	1	1
815	1	1
817	1	1
819	1	1
825	1	1
826	1	1
828	1	1
834	1	1
835	1	1
847	1	1
848	1	1
			MISSING_ELSE
920	1	1
923	1	1
992	1	1
994	1	1
1029	1	1
1034	1	1
1035	1	1
1037	1	1
1040		unreachable
1161	1	1
1162	1	1
1315	0	1
1316	1	1
1317	1	1
1327	1	1
1328	1	1
1334	1	1
1335	1	1
1336	1	1
1337	1	1
1340	1	1
1349	1	1
1391	1	1
1405	1	1
1412	1	1
1417	1	1
1423	1	1
1424	1	1
1425	1	1
1426	0	1
1427	1	1
1428	1	1
			MISSING_ELSE
1432	1	1
1434	1	1
1446	1	1
1447	1	1
1448	1	1
1449	1	1
			MISSING_ELSE
1452	1	1
1475	1	1
1476	1	1
1477	1	1
1479	1	1
			MISSING_ELSE
1485	1	1
1486	1	1
1489	1	1
1496	1	1
1500	1	1
1502	6	6

---

Cond Coverage for Instance : tb.dut

	Total	Covered	Percent
Conditions	90	84	93.33
Logical	90	84	93.33
Non-Logical	0	0
Event	0	0

 LINE       426
 EXPRESSION (cmd_update ? cmd_q : CmdNone)
             -----1----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T3,T4

 LINE       464
 EXPRESSION (sha3_fsm == StIdle)
            ----------1---------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       465
 EXPRESSION (sha3_fsm == StAbsorb)
            -----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T3,T4

 LINE       466
 EXPRESSION (sha3_fsm == StSqueeze)
            -----------1-----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T4,T5

 LINE       478
 EXPRESSION (sha3_fsm == StIdle)
            ----------1---------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       530
 EXPRESSION (reg2hw.cmd.entropy_req.q && reg2hw.cmd.entropy_req.qe)
             ------------1-----------    ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T1,T3,T4
1	1	Covered	T5,T17,T24

 LINE       539
 EXPRESSION (reg2hw.cmd.hash_cnt_clr.qe && reg2hw.cmd.hash_cnt_clr.q)
             -------------1------------    ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T1,T3,T4
1	1	Covered	T5,T17,T24

 LINE       543
 EXPRESSION (reg2hw.cfg_shadowed.entropy_ready.q & reg2hw.cfg_shadowed.entropy_ready.qe)
             -----------------1-----------------   ------------------2-----------------

-1-	-2-	Status	Tests
0	1	Covered	T43,T44,T45
1	0	Covered	T1,T3,T4
1	1	Covered	T1,T3,T4

 LINE       550
 EXPRESSION (cfg_msg_mask & msg_valid & msg_ready)
             ------1-----   ----2----   ----3----

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T5
1	0	1	Covered	T3,T4,T5
1	1	0	Covered	T1,T3,T4
1	1	1	Covered	T3,T4,T5

 LINE       563
 EXPRESSION ((sha3_fsm == StIdle) && (msgfifo_empty || SecIdleAcceptSwMsg))
             ----------1---------    ------------------2------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       563
 SUB-EXPRESSION (sha3_fsm == StIdle)
                ----------1---------

-1-	Status	Tests
0	Covered	T1,T3,T4
1	Covered	T1,T2,T3

 LINE       563
 SUB-EXPRESSION (msgfifo_empty || SecIdleAcceptSwMsg)
                 ------1------    ---------2--------

-1-	-2-	Status	Tests
0	-	Covered	T1,T3,T4
1	-	Covered	T1,T2,T3

 LINE       571
 EXPRESSION (reg2hw.cmd.err_processed.q & reg2hw.cmd.err_processed.qe)
             -------------1------------   -------------2-------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T1,T2,T3
1	1	Covered	T19,T20,T21

 LINE       629
 EXPRESSION (msgfifo_empty_q & ((~msgfifo_empty)))
             -------1-------   ---------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T3,T4

 LINE       635
 EXPRESSION (msgfifo_full ? 1'b1 : (msgfifo_empty_negedge ? 1'b0 : (msgfifo2kmac_process ? 1'b0 : msgfifo_full_seen_q)))
             ------1-----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T24,T22

 LINE       635
 SUB-EXPRESSION (msgfifo_empty_negedge ? 1'b0 : (msgfifo2kmac_process ? 1'b0 : msgfifo_full_seen_q))
                 ----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T3,T4

 LINE       635
 SUB-EXPRESSION (msgfifo2kmac_process ? 1'b0 : msgfifo_full_seen_q)
                 ----------1---------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T4,T5

 LINE       643
 EXPRESSION (app_active ? 1'b1 : ((sha3_fsm != StAbsorb) ? 1'b1 : (msgfifo2kmac_process ? 1'b1 : ((~msgfifo_full_seen_q)))))
             -----1----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T5,T17

 LINE       643
 SUB-EXPRESSION ((sha3_fsm != StAbsorb) ? 1'b1 : (msgfifo2kmac_process ? 1'b1 : ((~msgfifo_full_seen_q))))
                 -----------1----------

-1-	Status	Tests
0	Covered	T3,T4,T5
1	Covered	T1,T2,T3

 LINE       643
 SUB-EXPRESSION (sha3_fsm != StAbsorb)
                -----------1----------

-1-	Status	Tests
0	Covered	T3,T4,T5
1	Covered	T1,T2,T3

 LINE       643
 SUB-EXPRESSION (msgfifo2kmac_process ? 1'b1 : ((~msgfifo_full_seen_q)))
                 ----------1---------

-1-	Status	Tests
0	Covered	T3,T4,T5
1	Covered	T3,T4,T5

 LINE       648
 EXPRESSION (msgfifo_empty_gate ? 1'b0 : msgfifo_empty)
             ---------1--------

-1-	Status	Tests
0	Covered	T3,T22,T39
1	Covered	T1,T2,T3

 LINE       679
 EXPRESSION (sha3_err.valid | app_err.valid | entropy_err.valid | errchecker_err.valid)
             -------1------   ------2------   --------3--------   ----------4---------

-1-	-2-	-3-	-4-	Status	Tests
0	0	0	0	Covered	T1,T2,T3
0	0	0	1	Covered	T26,T46,T29
0	0	1	0	Not Covered
0	1	0	0	Covered	T1,T19,T26
1	0	0	0	Covered	T18,T22,T23

 LINE       723
 EXPRESSION (sha3_count_error | kmac_entropy_hash_counter_error | key_index_error | msgfifo_counter_error)
             --------1-------   ---------------2---------------   -------3-------   ----------4----------

-1-	-2-	-3-	-4-	Status	Tests
0	0	0	0	Covered	T1,T2,T3
0	0	0	1	Not Covered
0	0	1	0	Covered	T6,T10,T11
0	1	0	0	Unreachable
1	0	0	0	Covered	T6,T10,T11

 LINE       735
 EXPRESSION (sha3_state_error | kmac_errchk_state_error | kmac_core_state_error | kmac_app_state_error | kmac_entropy_state_error | kmac_state_error)
             --------1-------   -----------2-----------   ----------3----------   ----------4---------   ------------5-----------   --------6-------

-1-	-2-	-3-	-4-	-5-	-6-	Status	Tests
0	0	0	0	0	0	Covered	T1,T2,T3
0	0	0	0	0	1	Covered	T6,T10,T11
0	0	0	0	1	0	Unreachable
0	0	0	1	0	0	Covered	T6,T10,T11
0	0	1	0	0	0	Covered	T6,T10,T11
0	1	0	0	0	0	Covered	T6,T10,T11
1	0	0	0	0	0	Covered	T6,T10,T11

 LINE       776
 EXPRESSION (kmac_cmd == CmdStart)
            -----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T3,T4

 LINE       778
 EXPRESSION (CShake == app_sha3_mode)
            ------------1------------

-1-	Status	Tests
0	Covered	T3,T4,T5
1	Covered	T1,T3,T5

 LINE       792
 EXPRESSION (app_kmac_en ? KmacKeyBlock : KmacMsgFeed)
             -----1-----

-1-	Status	Tests
0	Covered	T5,T17,T18
1	Covered	T3,T5,T14

 LINE       1029
 EXPRESSION (tlram_req & tlram_we)
             ----1----   ----2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Not Covered
1	1	Covered	T1,T3,T4

 LINE       1162
 EXPRESSION (reg_state_valid ? reg_state[i] : 'b0)
             -------1-------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T4,T5

 LINE       1405
 SUB-EXPRESSION (reg2hw.alert_test.fatal_fault_err.q & reg2hw.alert_test.fatal_fault_err.qe)
                 -----------------1-----------------   ------------------2-----------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T47,T48
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T47,T48

 LINE       1405
 SUB-EXPRESSION (reg2hw.alert_test.recov_operation_err.q & reg2hw.alert_test.recov_operation_err.qe)
                 -------------------1-------------------   --------------------2-------------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T47,T48
1	0	Covered	T1,T2,T3
1	1	Covered	T2,T47,T48

 LINE       1434
 EXPRESSION (shadowed_storage_err | alert_intg_err | sparse_fsm_error | counter_error | control_integrity_error)
             ----------1---------   -------2------   --------3-------   ------4------   -----------5-----------

-1-	-2-	-3-	-4-	-5-	Status	Tests
0	0	0	0	0	Covered	T1,T2,T3
0	0	0	0	1	Not Covered
0	0	0	1	0	Covered	T6,T10,T11
0	0	1	0	0	Covered	T1,T6,T7
0	1	0	0	0	Covered	T6,T10,T11
1	0	0	0	0	Not Covered

---

Toggle Coverage for Instance : tb.dut

	Total	Covered	Percent
Totals	64	64	100.00
Total Bits	4160	4160	100.00
Total Bits 0->1	2080	2080	100.00
Total Bits 1->0	2080	2080	100.00

Ports	64	64	100.00
Port Bits	4160	4160	100.00
Port Bits 0->1	2080	2080	100.00
Port Bits 1->0	2080	2080	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction	Exclude Annotation
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T1,T18,T22	Yes	T1,T2,T3	INPUT
rst_shadowed_ni	Yes	Yes	T1,T18,T22	Yes	T1,T2,T3	INPUT
clk_edn_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_edn_ni	Yes	Yes	T1,T18,T22	Yes	T1,T2,T3	INPUT
tl_i.d_ready	Yes	Yes	T1,T5,T12	Yes	T1,T2,T3	INPUT
tl_i.a_user.data_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.cmd_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.instr_type[3:0]	Yes	Yes	T1,T5,T18	Yes	T1,T5,T18	INPUT
tl_i.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_data[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_mask[3:0]	Yes	Yes	T1,T3,T4	Yes	T1,T3,T4	INPUT
tl_i.a_address[31:0]	Yes	Yes	T1,T3,T4	Yes	T1,T3,T4	INPUT
tl_i.a_source[7:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_size[1:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_opcode[2:0]	Yes	Yes	T1,T2,T3	Yes	T1,T3,T4	INPUT
tl_i.a_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_o.a_ready	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_error	Yes	Yes	T18,T49,T50	Yes	T18,T49,T50	OUTPUT
tl_o.d_user.data_intg[6:0]	Yes	Yes	T1,T3,T4	Yes	T1,T3,T4	OUTPUT
tl_o.d_user.rsp_intg[5:0]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T3,T4	OUTPUT
tl_o.d_user.rsp_intg[6]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_data[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T3,T4	OUTPUT
tl_o.d_sink	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_source[7:0]	Yes	Yes	T2,T3,T4	Yes	T2,T3,T4	OUTPUT
tl_o.d_size[1:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_opcode[0]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_rx_i[0].ack_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
alert_rx_i[0].ack_p	Yes	Yes	T2,T47,T48	Yes	T2,T47,T48	INPUT
alert_rx_i[0].ping_n	Unreachable	Unreachable		Unreachable		INPUT
alert_rx_i[0].ping_p	Unreachable	Unreachable		Unreachable		INPUT
alert_rx_i[1].ack_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
alert_rx_i[1].ack_p	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	INPUT
alert_rx_i[1].ping_n	Unreachable	Unreachable		Unreachable		INPUT
alert_rx_i[1].ping_p	Unreachable	Unreachable		Unreachable		INPUT
alert_tx_o[0].alert_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_tx_o[0].alert_p	Yes	Yes	T2,T47,T48	Yes	T2,T47,T48	OUTPUT
alert_tx_o[1].alert_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_tx_o[1].alert_p	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	OUTPUT
keymgr_key_i.key[1:0][255:0]	Yes	Yes	T3,T5,T15	Yes	T3,T5,T15	INPUT
keymgr_key_i.valid	Yes	Yes	T3,T5,T14	Yes	T1,T3,T5	INPUT
app_i[0].last	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[0].strb[7:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[0].data[63:0]	Yes	Yes	T1,T5,T17	Yes	T5,T17,T18	INPUT
app_i[0].valid	Yes	Yes	T1,T5,T17	Yes	T1,T5,T17	INPUT
app_i[1].last	Yes	Yes	T5,T17,T24	Yes	T5,T17,T18	INPUT
app_i[1].strb[7:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[1].data[63:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[1].valid	Yes	Yes	T1,T5,T17	Yes	T1,T5,T17	INPUT
app_i[2].last	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[2].strb[7:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[2].data[63:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	INPUT
app_i[2].valid	Yes	Yes	T1,T5,T17	Yes	T1,T5,T17	INPUT
app_o[0].error	Yes	Yes	T1,T18,T19	Yes	T1,T18,T19	OUTPUT
app_o[0].digest_share1[383:0]	Excluded	Excluded		Excluded		OUTPUT	[UNSUPPORTED]: unmasked kmac share1 always output 0.
app_o[0].digest_share0[383:0]	Yes	Yes	T5,T17,T24	Yes	T5,T17,T24	OUTPUT
app_o[0].done	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
app_o[0].ready	Yes	Yes	T1,T5,T17	Yes	T1,T5,T17	OUTPUT
app_o[1].error	Yes	Yes	T23,T25,T51	Yes	T23,T25,T51	OUTPUT
app_o[1].digest_share1[383:0]	Excluded	Excluded		Excluded		OUTPUT	[UNSUPPORTED]: unmasked kmac share1 always output 0.
app_o[1].digest_share0[383:0]	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
app_o[1].done	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
app_o[1].ready	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
app_o[2].error	Yes	Yes	T18,T22,T23	Yes	T18,T22,T23	OUTPUT
app_o[2].digest_share1[383:0]	Excluded	Excluded		Excluded		OUTPUT	[UNSUPPORTED]: unmasked kmac share1 always output 0.
app_o[2].digest_share0[383:0]	Yes	Yes	T5,T17,T24	Yes	T5,T17,T24	OUTPUT
app_o[2].done	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
app_o[2].ready	Yes	Yes	T5,T17,T18	Yes	T5,T17,T18	OUTPUT
entropy_o.edn_req[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNSUPPORTED]: unmasked kmac does not use entropy.
entropy_i.edn_bus[31:0]	Excluded	Excluded		Excluded		INPUT	[UNSUPPORTED]: unmasked kmac does not use entropy.
entropy_i.edn_fips[0:0]	Excluded	Excluded		Excluded		INPUT	[UNSUPPORTED]: unmasked kmac does not use entropy.
entropy_i.edn_ack[0:0]	Excluded	Excluded		Excluded		INPUT	[UNSUPPORTED]: unmasked kmac does not use entropy.
lc_escalate_en_i[3:0]	Yes	Yes	T7,T31,T32	Yes	T7,T31,T32	INPUT
intr_kmac_done_o	Yes	Yes	T3,T4,T5	Yes	T3,T4,T5	OUTPUT
intr_fifo_empty_o	Yes	Yes	T3,T22,T39	Yes	T3,T22,T39	OUTPUT
intr_kmac_err_o	Yes	Yes	T1,T19,T22	Yes	T1,T19,T22	OUTPUT
en_masking_o	Unreachable	Unreachable		Unreachable		OUTPUT
idle_o[3:0]	Yes	Yes	T1,T3,T4	Yes	T1,T3,T4	OUTPUT

*Tests covering at least one bit in the range

---

FSM Coverage for Instance : tb.dut

Summary for FSM :: kmac_st

	Total	Covered	Percent
States	6	6	100.00	(Not included in score)
Transitions	13	13	100.00
Sequences	0	0

State, Transition and Sequence Details for FSM :: kmac_st

---

states	Line No.	Covered	Tests
KmacDigest	817	Covered	T3,T4,T5
KmacIdle	785	Covered	T1,T2,T3
KmacKeyBlock	792	Covered	T3,T5,T14
KmacMsgFeed	782	Covered	T3,T4,T5
KmacPrefix	779	Covered	T1,T3,T5
KmacTerminalError	834	Covered	T1,T6,T7

transitions	Line No.	Covered	Tests
KmacDigest->KmacIdle	826	Covered	T3,T4,T5
KmacDigest->KmacTerminalError	848	Covered	T52,T53,T54
KmacIdle->KmacMsgFeed	782	Covered	T3,T4,T5
KmacIdle->KmacPrefix	779	Covered	T1,T3,T5
KmacIdle->KmacTerminalError	848	Covered	T6,T10,T11
KmacKeyBlock->KmacMsgFeed	801	Covered	T3,T5,T14
KmacKeyBlock->KmacTerminalError	848	Covered	T34,T55,T56
KmacMsgFeed->KmacDigest	817	Covered	T3,T4,T5
KmacMsgFeed->KmacIdle	814	Covered	T5,T17,T18
KmacMsgFeed->KmacTerminalError	848	Covered	T7,T31,T32
KmacPrefix->KmacKeyBlock	792	Covered	T3,T5,T14
KmacPrefix->KmacMsgFeed	792	Covered	T5,T17,T18
KmacPrefix->KmacTerminalError	848	Covered	T1,T8,T57

---

Branch Coverage for Instance : tb.dut

	Line No.	Total	Covered	Percent
Branches		65	61	93.85
TERNARY	426	2	2	100.00
TERNARY	635	4	4	100.00
TERNARY	643	4	4	100.00
TERNARY	648	2	2	100.00
CASE	434	6	5	83.33
IF	488	3	3	100.00
IF	561	3	3	100.00
IF	651	2	2	100.00
CASE	689	6	4	66.67
IF	765	2	2	100.00
CASE	774	15	15	100.00
IF	847	2	2	100.00
TERNARY	1162	2	2	100.00
IF	1423	4	3	75.00
IF	1446	3	3	100.00
IF	1475	3	3	100.00
IF	1485	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	426	(cmd_update) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T3,T4
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	635	(msgfifo_full) ? 
-2-:	635	(msgfifo_empty_negedge) ? 
-3-:	635	(msgfifo2kmac_process) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T3,T24,T22
0	1	-	Covered	T1,T3,T4
0	0	1	Covered	T3,T4,T5
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	643	(app_active) ? 
-2-:	643	((sha3_fsm != StAbsorb)) ? 
-3-:	643	(msgfifo2kmac_process) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T5,T17
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T3,T4,T5
0	0	0	Covered	T3,T4,T5

	LineNo.	Expression
-1-:	648	(msgfifo_empty_gate) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T3,T22,T39

	LineNo.	Expression
-1-:	434	case (kmac_cmd)

Branches:

-1-	Status	Tests
CmdStart	Covered	T1,T3,T4
CmdProcess	Covered	T3,T4,T5
CmdManualRun	Covered	T3,T5,T14
CmdDone	Covered	T3,T4,T5
CmdNone	Covered	T1,T2,T3
default	Not Covered

	LineNo.	Expression
-1-:	488	if ((!rst_ni))
-2-:	490	if (engine_stable)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T3,T4

	LineNo.	Expression
-1-:	561	if ((!rst_ni))
-2-:	563	if (((sha3_fsm == StIdle) && (msgfifo_empty || SecIdleAcceptSwMsg)))

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T3,T4

	LineNo.	Expression
-1-:	651	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	689	case (1'b1)

Branches:

-1-	Status	Tests
app_err.valid	Covered	T1,T19,T26
errchecker_err.valid	Covered	T26,T46,T29
sha3_err.valid	Covered	T18,T22,T23
entropy_err.valid	Not Covered
msgfifo_err.valid	Not Covered
default	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	765	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	774	case (kmac_st)
-2-:	776	if ((kmac_cmd == CmdStart))
-3-:	778	if ((CShake == app_sha3_mode))
-4-:	791	if (sha3_block_processed)
-5-:	792	(app_kmac_en) ? 
-6-:	800	if (sha3_block_processed)
-7-:	809	if ((prim_mubi_pkg::mubi4_test_true_strict(sha3_absorbed) && prim_mubi_pkg::mubi4_test_true_strict(sha3_done)))
-8-:	815	if ((prim_mubi_pkg::mubi4_test_true_strict(sha3_absorbed) && prim_mubi_pkg::mubi4_test_false_loose(sha3_done)))
-9-:	825	if (prim_mubi_pkg::mubi4_test_true_strict(sha3_done))

Branches:

-1-	-2-	-3-	-4-	-5-	-6-	-7-	-8-	-9-	Status	Tests
KmacIdle	1	1	-	-	-	-	-	-	Covered	T1,T3,T5
KmacIdle	1	0	-	-	-	-	-	-	Covered	T3,T4,T5
KmacIdle	0	-	-	-	-	-	-	-	Covered	T1,T2,T3
KmacPrefix	-	-	1	1	-	-	-	-	Covered	T3,T5,T14
KmacPrefix	-	-	1	0	-	-	-	-	Covered	T5,T17,T18
KmacPrefix	-	-	0	-	-	-	-	-	Covered	T1,T3,T5
KmacKeyBlock	-	-	-	-	1	-	-	-	Covered	T3,T5,T14
KmacKeyBlock	-	-	-	-	0	-	-	-	Covered	T3,T5,T14
KmacMsgFeed	-	-	-	-	-	1	-	-	Covered	T5,T17,T18
KmacMsgFeed	-	-	-	-	-	0	1	-	Covered	T3,T4,T5
KmacMsgFeed	-	-	-	-	-	0	0	-	Covered	T3,T4,T5
KmacDigest	-	-	-	-	-	-	-	1	Covered	T3,T4,T5
KmacDigest	-	-	-	-	-	-	-	0	Covered	T3,T4,T5
KmacTerminalError	-	-	-	-	-	-	-	-	Covered	T1,T6,T7
default	-	-	-	-	-	-	-	-	Covered	T6,T10,T11

	LineNo.	Expression
-1-:	847	if (lc_ctrl_pkg::lc_tx_test_true_loose(lc_escalate_en[0]))

Branches:

-1-	Status	Tests
1	Covered	T1,T6,T7
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	1162	(reg_state_valid) ? 

Branches:

-1-	Status	Tests
1	Covered	T3,T4,T5
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	1423	if ((!rst_ni))
-2-:	1425	if (alert_recov_operation)
-3-:	1427	if (err_processed)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Not Covered
0	0	1	Covered	T19,T20,T21
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	1446	if ((!rst_ni))
-2-:	1448	if (alert_fatal)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T6,T7
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	1475	if ((!rst_ni))
-2-:	1477	if (alerts[1])

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T6,T7
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	1485	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	30	30	100.00	30	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	30	30	100.00	30	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
AlertKnownO_A	2147483647	2147483647	0	0
CmdSparse_M	2147483647	1287142	0	0
EnMaskingKnown_A	2147483647	2147483647	0	0
EntropyReadyLatched_A	2147483647	339046	0	0
EntrySizeRegSameToEntrySizePkg_A	1023	1023	0	0
ErrProcessedLatched_A	2147483647	520	0	0
FifoEmpty_A	2147483647	2147483647	0	0
FpvSecCmErrorCheckFsmCheck_A	2147483647	70	0	0
FpvSecCmKeccackFsmCheck_A	2147483647	70	0	0
FpvSecCmKeyIndexCountCheck_A	2147483647	70	0	0
FpvSecCmKmacAppFsmCheck_A	2147483647	70	0	0
FpvSecCmKmacCoreFsmCheck_A	2147483647	70	0	0
FpvSecCmKmacFsmCheck_A	2147483647	70	0	0
FpvSecCmRegWeOnehotCheck_A	2147483647	70	0	0
FpvSecCmRoundCountCheck_A	2147483647	70	0	0
FpvSecCmSHA3FsmCheck_A	2147483647	70	0	0
FpvSecCmSHA3padFsmCheck_A	2147483647	70	0	0
FpvSecCmSentMsgCountCheck_A	2147483647	70	0	0
KmacCmd_A	2147483647	2147483647	0	0
KmacDone_A	2147483647	2147483647	0	0
KmacErr_A	2147483647	2147483647	0	0
KmacStKnown_A	2147483647	2147483647	0	0
NumAlerts2_A	1023	1023	0	0
NumEntriesRegSameToNumEntriesPkg_A	1023	1023	0	0
PrefixRegSameToPrefixPkg_A	1023	1023	0	0
SecretKeyDivideBy32_A	1023	1023	0	0
Sha3AbsorbedPulse_A	2147483647	349350	0	0
TlOAReadyKnown_A	2147483647	2147483647	0	0
TlODValidKnown_A	2147483647	2147483647	0	0
u_state_regs_A	2147483647	2147483647	0	0

AlertKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

CmdSparse_M

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	1287142	0	0
T1	2732	1	0	0
T2	843	0	0	0
T3	651481	1023	0	0
T4	135913	1002	0	0
T5	122532	957	0	0
T12	171328	7476	0	0
T13	923634	1200	0	0
T14	20556	13	0	0
T15	224385	327	0	0
T16	5937	30	0	0
T17	0	365	0	0

EnMaskingKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

EntropyReadyLatched_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	339046	0	0
T1	2732	1	0	0
T2	843	0	0	0
T3	651481	145	0	0
T4	135913	304	0	0
T5	122532	163	0	0
T12	171328	2257	0	0
T13	923634	365	0	0
T14	20556	2	0	0
T15	224385	101	0	0
T16	5937	9	0	0
T17	0	72	0	0

EntrySizeRegSameToEntrySizePkg_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1023	1023	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T12	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0

ErrProcessedLatched_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	520	0	0
T19	144764	16	0	0
T20	0	18	0	0
T21	0	8	0	0
T22	799086	0	0	0
T26	403712	0	0	0
T58	0	12	0	0
T59	0	1	0	0
T60	0	2	0	0
T61	0	19	0	0
T62	0	11	0	0
T63	0	19	0	0
T64	0	18	0	0
T65	601806	0	0	0
T66	433831	0	0	0
T67	470231	0	0	0
T68	188726	0	0	0
T69	705269	0	0	0
T70	496196	0	0	0
T71	421182	0	0	0

FifoEmpty_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

FpvSecCmErrorCheckFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmKeccackFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmKeyIndexCountCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmKmacAppFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmKmacCoreFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmKmacFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmRegWeOnehotCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmRoundCountCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmSHA3FsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmSHA3padFsmCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

FpvSecCmSentMsgCountCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	70	0	0
T6	581530	20	0	0
T7	3737	0	0	0
T10	153822	10	0	0
T11	0	20	0	0
T25	646185	0	0	0
T38	480174	0	0	0
T46	116803	0	0	0
T72	0	10	0	0
T73	0	10	0	0
T74	142544	0	0	0
T75	146199	0	0	0
T76	6520	0	0	0
T77	389699	0	0	0

KmacCmd_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

KmacDone_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

KmacErr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

KmacStKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

NumAlerts2_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1023	1023	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T12	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0

NumEntriesRegSameToNumEntriesPkg_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1023	1023	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T12	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0

PrefixRegSameToPrefixPkg_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1023	1023	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T12	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0

SecretKeyDivideBy32_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1023	1023	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T12	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0

Sha3AbsorbedPulse_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	349350	0	0
T3	651481	145	0	0
T4	135913	310	0	0
T5	122532	163	0	0
T12	171328	2337	0	0
T13	923634	374	0	0
T14	20556	2	0	0
T15	224385	102	0	0
T16	5937	9	0	0
T17	316054	72	0	0
T18	474075	149	0	0

TlOAReadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

TlODValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0

u_state_regs_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2147483647	2147483647	0	0
T1	2732	2568	0	0
T2	843	786	0	0
T3	651481	651383	0	0
T4	135913	135904	0	0
T5	122532	122523	0	0
T12	171328	171327	0	0
T13	923634	923627	0	0
T14	20556	20505	0	0
T15	224385	224299	0	0
T16	5937	5845	0	0