Group : otp_ctrl_env_pkg::otp_ctrl_unbuf_err_code_cg_wrap::unbuf_err_code_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : otp_ctrl_env_pkg::otp_ctrl_unbuf_err_code_cg_wrap::unbuf_err_code_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
0.00 0.00 1 100 1 1 64 64


Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_otp_ctrl_env_0.1/otp_ctrl_env_cov.sv

5 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
unbuf_err_code_cg_wrap[OtpCreatorSwCfgErrIdx] 0.00 1 100 1 64 64
unbuf_err_code_cg_wrap[OtpOwnerSwCfgErrIdx] 0.00 1 100 1 64 64
unbuf_err_code_cg_wrap[OtpRotCreatorAuthCodesignErrIdx] 0.00 1 100 1 64 64
unbuf_err_code_cg_wrap[OtpRotCreatorAuthStateErrIdx] 0.00 1 100 1 64 64
unbuf_err_code_cg_wrap[OtpVendorTestErrIdx] 0.00 1 100 1 64 64




Group Instance : unbuf_err_code_cg_wrap[OtpCreatorSwCfgErrIdx]
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
0.00 1 100 1 64 64




Summary for Group Instance unbuf_err_code_cg_wrap[OtpCreatorSwCfgErrIdx]

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 7 7 0 0.00


Variables for Group Instance unbuf_err_code_cg_wrap[OtpCreatorSwCfgErrIdx]
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
err_code_vals 7 7 0 0.00 100 1 1 0



Group Instance : unbuf_err_code_cg_wrap[OtpOwnerSwCfgErrIdx]
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
0.00 1 100 1 64 64




Summary for Group Instance unbuf_err_code_cg_wrap[OtpOwnerSwCfgErrIdx]

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 7 7 0 0.00


Variables for Group Instance unbuf_err_code_cg_wrap[OtpOwnerSwCfgErrIdx]
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
err_code_vals 7 7 0 0.00 100 1 1 0



Group Instance : unbuf_err_code_cg_wrap[OtpRotCreatorAuthCodesignErrIdx]
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
0.00 1 100 1 64 64




Summary for Group Instance unbuf_err_code_cg_wrap[OtpRotCreatorAuthCodesignErrIdx]

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 7 7 0 0.00


Variables for Group Instance unbuf_err_code_cg_wrap[OtpRotCreatorAuthCodesignErrIdx]
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
err_code_vals 7 7 0 0.00 100 1 1 0



Group Instance : unbuf_err_code_cg_wrap[OtpRotCreatorAuthStateErrIdx]
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
0.00 1 100 1 64 64




Summary for Group Instance unbuf_err_code_cg_wrap[OtpRotCreatorAuthStateErrIdx]

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 7 7 0 0.00


Variables for Group Instance unbuf_err_code_cg_wrap[OtpRotCreatorAuthStateErrIdx]
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
err_code_vals 7 7 0 0.00 100 1 1 0



Group Instance : unbuf_err_code_cg_wrap[OtpVendorTestErrIdx]
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
0.00 1 100 1 64 64




Summary for Group Instance unbuf_err_code_cg_wrap[OtpVendorTestErrIdx]

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 7 7 0 0.00


Variables for Group Instance unbuf_err_code_cg_wrap[OtpVendorTestErrIdx]
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
err_code_vals 7 7 0 0.00 100 1 1 0


Summary for Variable err_code_vals

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 7 0 0.00


User Defined Bins for err_code_vals

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
fsm_err 0 1 1
check_fail 0 1 1
access_err 0 1 1
ecc_uncorr_err 0 1 1
ecc_corr_err 0 1 1
macro_err 0 1 1
no_err 0 1 1


Excluded/Illegal bins
NAMECOUNTSTATUS
illegal_err 0 Illegal


Summary for Variable err_code_vals

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 7 0 0.00


User Defined Bins for err_code_vals

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
fsm_err 0 1 1
check_fail 0 1 1
access_err 0 1 1
ecc_uncorr_err 0 1 1
ecc_corr_err 0 1 1
macro_err 0 1 1
no_err 0 1 1


Excluded/Illegal bins
NAMECOUNTSTATUS
illegal_err 0 Illegal


Summary for Variable err_code_vals

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 7 0 0.00


User Defined Bins for err_code_vals

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
fsm_err 0 1 1
check_fail 0 1 1
access_err 0 1 1
ecc_uncorr_err 0 1 1
ecc_corr_err 0 1 1
macro_err 0 1 1
no_err 0 1 1


Excluded/Illegal bins
NAMECOUNTSTATUS
illegal_err 0 Illegal


Summary for Variable err_code_vals

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 7 0 0.00


User Defined Bins for err_code_vals

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
fsm_err 0 1 1
check_fail 0 1 1
access_err 0 1 1
ecc_uncorr_err 0 1 1
ecc_corr_err 0 1 1
macro_err 0 1 1
no_err 0 1 1


Excluded/Illegal bins
NAMECOUNTSTATUS
illegal_err 0 Illegal


Summary for Variable err_code_vals

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 7 0 0.00


User Defined Bins for err_code_vals

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
fsm_err 0 1 1
check_fail 0 1 1
access_err 0 1 1
ecc_uncorr_err 0 1 1
ecc_corr_err 0 1 1
macro_err 0 1 1
no_err 0 1 1


Excluded/Illegal bins
NAMECOUNTSTATUS
illegal_err 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%