Unified Coverage Report :: Module

Module : prim_generic_buf

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[0].u_prim_buf_input.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[0].u_prim_buf_output.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[1].u_prim_buf_input.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[1].u_prim_buf_output.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_req_d_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_write_d_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_scrmbl.gen_anchor_keys[0].u_key_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_scrmbl.gen_anchor_keys[1].u_key_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_scrmbl.gen_anchor_keys[2].u_key_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[0].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[0].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[1].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[1].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[2].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[2].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[3].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[3].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_kdi.u_flash_data_key_anchor.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_kdi.u_flash_addr_key_anchor.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_otp_ctrl_kdi.u_sram_data_key_anchor.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[0].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[0].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[1].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[1].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[2].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[2].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[3].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[3].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[4].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[4].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[5].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[5].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[6].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[6].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[7].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[7].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[8].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[8].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[9].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[9].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[10].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_bufs[10].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic	0.00	0.00
tb.dut.u_reg_core.u_prim_reg_we_check.u_prim_buf.gen_generic.u_impl_generic	100.00	100.00
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_prim_reg_we_check.u_prim_buf.gen_generic.u_impl_generic	100.00	100.00

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[0].u_prim_buf_input.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_double_lfsr[0].u_prim_buf_input

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[0].u_prim_buf_output.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_double_lfsr[0].u_prim_buf_output

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[1].u_prim_buf_input.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_double_lfsr[1].u_prim_buf_input

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[1].u_prim_buf_output.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_double_lfsr[1].u_prim_buf_output

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_req_d_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_req_d_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_write_d_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_write_d_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_keys[0].u_key_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_keys[1].u_key_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_keys[2].u_key_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[0].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[0].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[1].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[1].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[2].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[2].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[3].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[3].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_kdi.u_flash_data_key_anchor.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_kdi.u_flash_addr_key_anchor.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp_ctrl_kdi.u_sram_data_key_anchor.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_secure_anchor_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[0].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[0].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[1].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[1].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[2].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[2].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[3].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[3].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[4].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[4].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[5].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[5].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[6].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[6].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[7].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[7].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[8].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[8].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[9].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[9].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[10].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_bufs[10].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[5].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[6].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
0.00	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							gen_prim_buf.u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg_core.u_prim_reg_we_check.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_prim_reg_we_check.u_prim_buf.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_prim_buf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_generic_buf

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	15	1	1	100.00
CONT_ASSIGN	16	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv' or '../src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
15	1	1
16	1	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[1].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[2].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[3].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[4].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[5].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[6].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[7].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[8].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[9].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[10].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[11].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[12].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[13].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[14].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_escalate_en.gen_buffs[15].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[1].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_dft_en.gen_buffs[2].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sync_check_byp_en.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[0].u_prim_buf_input.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[0].u_prim_buf_output.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[1].u_prim_buf_input.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[1].u_prim_buf_output.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[0].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_buffs[1].gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_req_d_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_write_d_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_keys[0].u_key_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_keys[1].u_key_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_keys[2].u_key_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[0].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[0].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[1].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[1].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[2].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[2].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[3].u_const_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_scrmbl.gen_anchor_digests[3].u_iv_anchor_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_kdi.u_flash_data_key_anchor.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_kdi.u_flash_addr_key_anchor.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_otp_ctrl_kdi.u_sram_data_key_anchor.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_test_tokens_valid.gen_no_flops.gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_rma_token_valid.gen_no_flops.gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[0].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[1].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[2].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_prim_lc_sender_secrets_valid.gen_no_flops.gen_bits[3].u_prim_buf.u_secure_anchor_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[0].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[0].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[1].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[1].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[2].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[2].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[3].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[3].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[4].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[4].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[5].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[5].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[6].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[6].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[7].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[7].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[8].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[8].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[9].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[9].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[10].u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_bufs[10].u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[5].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[6].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_prim_mubi8_sender_write_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_prim_mubi8_sender_read_lock_pre.gen_prim_buf.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total
TOTAL		2
CONT_ASSIGN	15	1
CONT_ASSIGN	16	1

Line No.	Covered	Statements
15	0	1
16	0	1

Line Coverage for Instance : tb.dut.u_reg_core.u_prim_reg_we_check.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	15	1	1	100.00
CONT_ASSIGN	16	1	1	100.00

Line No.	Covered	Statements
15	1	1
16	1	1

Line Coverage for Instance : tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_prim_reg_we_check.u_prim_buf.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	15	1	1	100.00
CONT_ASSIGN	16	1	1	100.00

Line No.	Covered	Statements
15	1	1
16	1	1