Unified Coverage Report

Go previous page

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE
tb.dut.prim_tlul_assert_device.gen_assert_final[255].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[25].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[26].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[27].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[28].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[29].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[2].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[30].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[31].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[32].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[33].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[34].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[35].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[36].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[37].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[38].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[39].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[3].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[40].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[41].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[42].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[43].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[44].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[45].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[46].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[47].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[48].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[49].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[4].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[50].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[51].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[52].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[53].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[54].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[55].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[56].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[57].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[58].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[59].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[5].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[60].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[61].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[62].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[63].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[64].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[65].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[66].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[67].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[68].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[69].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[6].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[70].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[71].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[72].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[73].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[74].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[75].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[76].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[77].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[78].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[79].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[7].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[80].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[81].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[82].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[83].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[84].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[85].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[86].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[87].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[88].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[89].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[8].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[90].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A	0	0	1296	1296	0	0
tb.dut.prim_tlul_assert_device.gen_device.aDataKnown_M	0	0	103475682	1308125	0	0
tb.dut.prim_tlul_assert_device.gen_device.addrSizeAlignedErr_A	0	0	103474757	135377	0	0
tb.dut.prim_tlul_assert_device.gen_device.contigMask_M	0	0	103475682	87759	0	0
tb.dut.prim_tlul_assert_device.gen_device.dDataKnown_A	0	0	103475682	114640	0	0
tb.dut.prim_tlul_assert_device.gen_device.legalAOpcodeErr_A	0	0	103474757	148231	0	0
tb.dut.prim_tlul_assert_device.gen_device.legalAParam_M	0	0	103475682	1728716	0	0
tb.dut.prim_tlul_assert_device.gen_device.legalDParam_A	0	0	103475682	1853527	0	0
tb.dut.prim_tlul_assert_device.gen_device.pendingReqPerSrc_M	0	0	103475682	1728716	0	0
tb.dut.prim_tlul_assert_device.gen_device.respMustHaveReq_A	0	0	103475682	1853527	0	0
tb.dut.prim_tlul_assert_device.gen_device.respOpcode_A	0	0	103475682	1853527	0	0
tb.dut.prim_tlul_assert_device.gen_device.respSzEqReqSz_A	0	0	103475682	1853527	0	0
tb.dut.prim_tlul_assert_device.gen_device.sizeGTEMaskErr_A	0	0	103474757	102295	0	0
tb.dut.prim_tlul_assert_device.gen_device.sizeMatchesMaskErr_A	0	0	103474757	85041	0	0
tb.dut.prim_tlul_assert_device.p_dbw.TlDbw_A	0	0	1296	1296	0	0
tb.dut.u_edn_arb.CheckHotOne_A	0	0	100520911	99678943	0	0
tb.dut.u_edn_arb.CheckNGreaterZero_A	0	0	1122	1122	0	0
tb.dut.u_edn_arb.GntImpliesReady_A	0	0	100520911	193219	0	0
tb.dut.u_edn_arb.GntImpliesValid_A	0	0	100520911	193219	0	0
tb.dut.u_edn_arb.GrantKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_edn_arb.IdxKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_edn_arb.IndexIsCorrect_A	0	0	100520911	193219	0	0
tb.dut.u_edn_arb.LockArbDecision_A	0	0	100520911	28049056	0	0
tb.dut.u_edn_arb.NoReadyValidNoGrant_A	0	0	100520911	71407482	0	0
tb.dut.u_edn_arb.ReadyAndValidImplyGrant_A	0	0	100520911	193219	0	0
tb.dut.u_edn_arb.ReqAndReadyImplyGrant_A	0	0	100520911	193219	0	0
tb.dut.u_edn_arb.ReqImpliesValid_A	0	0	100520911	28271461	0	0
tb.dut.u_edn_arb.ReqStaysHighUntilGranted0_M	0	0	100520911	28049056	0	0
tb.dut.u_edn_arb.ValidKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_intr_error.IntrTKind_A	0	0	1122	1122	0	0
tb.dut.u_intr_operation_done.IntrTKind_A	0	0	1122	1122	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.CheckCommands0_A	0	0	100520911	11565	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.CheckCommands1_A	0	0	100520911	1667741	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.NoWrapArounds_A	0	0	100520911	4649267	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.SecDecWidth_A	0	0	1122	1122	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.CannotHaveEccAndParity_A	0	0	1122	1122	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.DataBitsPerMaskCheck_A	0	0	1122	1122	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[0].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[10].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[11].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[12].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[13].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[14].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[15].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[16].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[17].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[18].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[19].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[1].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[20].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[21].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[2].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[3].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[4].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[5].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[6].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[7].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[8].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[9].MaskCheck_A	0	0	100520911	1022480	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.en2addrHit	0	0	103474757	39657	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.reAfterRv	0	0	103474757	39657	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.rePulse	0	0	103474757	24128	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_chk.PayLoadWidthCheck	0	0	1296	1296	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_reg_if.AllowedLatency_A	0	0	1296	1296	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_reg_if.MatchedWidthAssert	0	0	1296	1296	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_reg_if.u_err.dataWidthOnly32_A	0	0	1296	1296	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A	0	0	1296	1296	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck	0	0	1296	1296	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_rsp_intg_gen.DataWidthCheck_A	0	0	1296	1296	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_rsp_intg_gen.PayLoadWidthCheck	0	0	1296	1296	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.wePulse	0	0	103474757	15529	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_state_regs.AssertConnected_A	0	0	1122	1122	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_state_regs_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_arb.CheckHotOne_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_arb.CheckNGreaterZero_A	0	0	1122	1122	0	0
tb.dut.u_otp_arb.GntImpliesReady_A	0	0	100520911	1679306	0	0
tb.dut.u_otp_arb.GntImpliesValid_A	0	0	100520911	1679306	0	0
tb.dut.u_otp_arb.GrantKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_arb.IdxKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_arb.IndexIsCorrect_A	0	0	100520911	1679306	0	0
tb.dut.u_otp_arb.LockArbDecision_A	0	0	100520911	6538037	0	0
tb.dut.u_otp_arb.NoReadyValidNoGrant_A	0	0	100520911	9015467	0	0
tb.dut.u_otp_arb.ReadyAndValidImplyGrant_A	0	0	100520911	1679306	0	0
tb.dut.u_otp_arb.ReqAndReadyImplyGrant_A	0	0	100520911	1679306	0	0
tb.dut.u_otp_arb.ReqImpliesValid_A	0	0	100520911	8218800	0	0
tb.dut.u_otp_arb.ReqStaysHighUntilGranted0_M	0	0	100520911	6538037	0	0
tb.dut.u_otp_arb.ValidKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_arb.gen_data_port_assertion.DataFlow_A	0	0	100520911	1679306	0	0
tb.dut.u_otp_ctrl_dai.CheckNativeOtpWidth0_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.CheckNativeOtpWidth1_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.DaiIdleKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.DaiRdataKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.ErrorKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.InitDoneKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.OtpAddrKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.OtpCmdKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.OtpErrorState_A	0	0	100520911	352	0	0
tb.dut.u_otp_ctrl_dai.OtpReqKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.OtpSizeKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.OtpWdataKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.PartInitReqKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.PartSelMustBeOnehot_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.ScrmblBlockWidthGe8_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.ScrmblCmdKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.ScrmblDataKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.ScrmblModeKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.ScrmblMtxReqKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.ScrmblSelKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.ScrmblValidKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.gen_part_sel[0].PartEndMax_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.gen_part_sel[10].PartEndMax_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.gen_part_sel[1].PartEndMax_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.gen_part_sel[2].PartEndMax_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.gen_part_sel[3].PartEndMax_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.gen_part_sel[4].PartEndMax_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.gen_part_sel[5].PartEndMax_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.gen_part_sel[6].PartEndMax_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.gen_part_sel[7].PartEndMax_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.gen_part_sel[8].PartEndMax_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.gen_part_sel[9].PartEndMax_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.CheckHotOne_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.CheckNGreaterZero_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.GrantKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.IdxKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.Priority_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.ReqImpliesValid_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.ValidKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_dai.u_state_regs.AssertConnected_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_dai.u_state_regs_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.EdnReqKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.EntropyWidthDividesDigestBlockWidth_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_kdi.FlashOtpKeyRspKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.FsmErrKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.KeyNonceSize0_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_kdi.KeyNonceSize1_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_kdi.KeyNonceSize2_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_kdi.KeyNonceSize3_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_kdi.KeyNonceSize4_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_kdi.KeyNonceSize5_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_kdi.KeyNonceSize6_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_kdi.NonceWidth_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_kdi.OtbnOtpKeyRspKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.ScrmblCmdKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.ScrmblDataKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.ScrmblModeKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.ScrmblMtxReqKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.ScrmblSelKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.ScrmblValidKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.SramOtpKeyRspKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.CheckHotOne_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.CheckNGreaterZero_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.GntImpliesReady_A	0	0	100520911	30416	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.GntImpliesValid_A	0	0	100520911	30416	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.GrantKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.IdxKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.IndexIsCorrect_A	0	0	100520911	30416	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.LockArbDecision_A	0	0	100520911	37103476	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.NoReadyValidNoGrant_A	0	0	100520911	62542725	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.ReadyAndValidImplyGrant_A	0	0	100520911	30416	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.ReqAndReadyImplyGrant_A	0	0	100520911	30416	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.ReqImpliesValid_A	0	0	100520911	37136218	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.ReqStaysHighUntilGranted0_M	0	0	100520911	37103476	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.ValidKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.gen_data_port_assertion.DataFlow_A	0	0	100520911	30416	0	0
tb.dut.u_otp_ctrl_kdi.u_state_regs.AssertConnected_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_kdi.u_state_regs_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lci.ErrorKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lci.LcAckKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lci.LcErrKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lci.LcValueMustBeWiderThanNativeOtpWidth_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_lci.LciIdleKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lci.OtpAddrKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lci.OtpCmdKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lci.OtpReqKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lci.OtpSizeKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lci.OtpWdataKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lci.u_state_regs.AssertConnected_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_lci.u_state_regs_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lfsr_timer.ChkPendingKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lfsr_timer.ChkTimeoutKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lfsr_timer.CnstyChkReqKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lfsr_timer.EdnIsWideEnough_A	0	0	1122	1122	0	0
tb.dut.u_otp_ctrl_lfsr_timer.EdnReqKnown_A	0	0	100520911	99678943	0	0
tb.dut.u_otp_ctrl_lfsr_timer.IntegChkReqKnown_A	0	0	100520911	99678943	0	0

Go next page

	ASSERT	PROPERTIES	SEQUENCES
Total	1457	0	20
Category 0	1457	0	20

	ASSERT	PROPERTIES	SEQUENCES
Total	1457	0	20
Severity 0	1457	0	20

	NUMBER	PERCENT
Total Number	1457	100.00
Uncovered	54	3.71
Success	1403	96.29
Failure	0	0.00
Incomplete	11	0.75
Without Attempts	5	0.34

	NUMBER	PERCENT
Total Number	20	100.00
Uncovered	0	0.00
All Matches	20	100.00
First Matches	20	100.00