Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
95.03 93.71 97.25 96.08 91.08 97.66 96.34 93.07


Total tests in report: 1297
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
65.83 65.83 86.28 86.28 76.60 76.60 53.99 53.99 42.89 42.89 80.49 80.49 88.76 88.76 31.81 31.81 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_req.3426587339
70.57 4.74 87.63 1.36 80.00 3.40 59.16 5.18 53.73 10.84 82.54 2.06 89.23 0.47 41.67 9.86 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_check_fail.2030148170
73.75 3.18 89.04 1.40 84.72 4.72 62.53 3.37 54.70 0.96 87.33 4.78 89.98 0.74 47.96 6.29 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_test_access.665696314
76.71 2.96 90.77 1.73 87.11 2.40 65.13 2.60 61.45 6.75 90.10 2.77 90.25 0.27 52.18 4.22 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_esc.3244639472
79.13 2.42 91.11 0.34 90.71 3.60 68.24 3.11 61.69 0.24 91.68 1.58 90.86 0.61 59.61 7.43 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_stress_all_with_rand_reset.472854416
80.71 1.58 91.11 0.00 91.38 0.67 73.42 5.19 61.69 0.00 91.87 0.19 90.93 0.07 64.55 4.93 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_key_req.3030455184
81.93 1.23 91.28 0.16 92.01 0.62 77.28 3.85 62.17 0.48 92.35 0.48 91.13 0.20 67.33 2.79 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_lock.1255996942
82.95 1.01 91.42 0.15 92.68 0.67 79.59 2.32 63.61 1.45 92.64 0.29 91.13 0.00 69.55 2.22 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all.412048979
83.80 0.85 91.42 0.00 92.78 0.10 80.57 0.97 66.51 2.89 92.64 0.00 91.13 0.00 71.55 2.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_stress_all.1678341135
84.63 0.83 91.69 0.26 93.46 0.67 81.00 0.43 66.51 0.00 94.50 1.87 93.43 2.30 71.84 0.29 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_sec_cm.3628078183
85.38 0.75 91.75 0.07 93.53 0.07 82.36 1.36 69.64 3.13 94.60 0.10 93.43 0.00 72.34 0.50 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_esc.1042813474
86.03 0.65 91.82 0.07 93.61 0.07 84.19 1.82 70.60 0.96 94.64 0.05 93.43 0.00 73.91 1.57 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_background_chks.1346541379
86.62 0.60 91.96 0.15 93.86 0.25 84.43 0.24 73.49 2.89 94.93 0.29 93.43 0.00 74.27 0.36 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_init_fail.2888442356
87.19 0.57 92.14 0.18 93.96 0.10 85.25 0.82 74.70 1.20 95.12 0.19 93.70 0.27 75.48 1.22 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_macro_errs.92327583
87.71 0.52 92.34 0.20 94.16 0.20 85.36 0.11 76.87 2.17 95.50 0.38 93.97 0.27 75.77 0.29 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/107.otp_ctrl_init_fail.1647429817
88.19 0.48 92.34 0.00 94.56 0.40 86.19 0.83 77.11 0.24 95.50 0.00 93.97 0.00 77.63 1.86 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_stress_all.828121613
88.58 0.40 92.34 0.00 94.58 0.02 88.95 2.76 77.11 0.00 95.50 0.00 93.97 0.00 77.63 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all.3315232746
88.96 0.38 92.42 0.08 94.78 0.20 89.07 0.12 78.55 1.45 95.65 0.14 93.97 0.00 78.27 0.64 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_check_fail.3142859576
89.32 0.36 92.44 0.02 95.00 0.22 89.07 0.00 78.55 0.00 95.70 0.05 93.97 0.00 80.49 2.22 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_tl_intg_err.1188182604
89.61 0.30 92.44 0.00 95.00 0.00 90.22 1.15 78.55 0.00 95.70 0.00 93.97 0.00 81.42 0.93 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_key_req.3530858886
89.88 0.27 92.52 0.08 95.08 0.07 90.22 0.00 79.28 0.72 95.74 0.05 94.65 0.68 81.70 0.29 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_stress_all_with_rand_reset.1662308353
90.13 0.25 92.57 0.05 95.10 0.02 90.67 0.46 80.00 0.72 95.79 0.05 94.72 0.07 82.06 0.36 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_macro_errs.1770009325
90.37 0.24 92.57 0.00 95.55 0.45 91.03 0.35 80.24 0.24 95.93 0.14 94.72 0.00 82.56 0.50 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_background_chks.2557365870
90.59 0.22 92.65 0.08 95.63 0.07 91.03 0.00 81.45 1.20 96.13 0.19 94.72 0.00 82.56 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_init_fail.3348164413
90.80 0.21 92.65 0.00 95.68 0.05 91.56 0.53 81.45 0.00 96.27 0.14 94.72 0.00 83.27 0.71 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_req.1170980953
90.99 0.19 92.65 0.00 95.73 0.05 91.60 0.04 81.69 0.24 96.27 0.00 94.72 0.00 84.27 1.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_stress_all_with_rand_reset.1182143456
91.18 0.19 92.83 0.18 96.03 0.30 91.78 0.18 81.69 0.00 96.27 0.00 94.72 0.00 84.92 0.64 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_alert_test.1710647217
91.36 0.19 92.83 0.00 96.13 0.10 92.76 0.98 81.69 0.00 96.27 0.00 94.72 0.00 85.13 0.21 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_check_fail.2246470775
91.53 0.17 92.83 0.00 96.13 0.00 92.99 0.23 81.93 0.24 96.27 0.00 94.72 0.00 85.85 0.71 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_stress_all.2631609153
91.70 0.17 92.83 0.00 96.15 0.02 92.99 0.00 81.93 0.00 96.27 0.00 95.73 1.02 85.99 0.14 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.3940324140
91.86 0.16 92.83 0.00 96.15 0.00 93.35 0.36 81.93 0.00 96.27 0.00 95.73 0.00 86.78 0.79 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_lock.855954294
92.02 0.16 92.88 0.05 96.18 0.02 93.76 0.41 82.41 0.48 96.32 0.05 95.73 0.00 86.85 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_init_fail.3588714033
92.17 0.15 92.94 0.07 96.20 0.02 93.76 0.00 83.13 0.72 96.41 0.10 95.73 0.00 86.99 0.14 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_check_fail.3714018513
92.32 0.15 92.94 0.00 96.20 0.00 93.76 0.00 83.61 0.48 96.41 0.00 96.01 0.27 87.28 0.29 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_stress_all_with_rand_reset.3121970705
92.46 0.14 92.99 0.05 96.23 0.02 93.83 0.07 84.34 0.72 96.46 0.05 96.01 0.00 87.35 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_init_fail.1301643929
92.58 0.12 92.99 0.00 96.23 0.00 93.88 0.05 84.58 0.24 96.46 0.00 96.01 0.00 87.92 0.57 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all.152893848
92.69 0.11 93.07 0.08 96.28 0.05 93.88 0.00 85.06 0.48 96.60 0.14 96.01 0.00 87.92 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/145.otp_ctrl_init_fail.103475983
92.80 0.11 93.11 0.03 96.50 0.22 93.90 0.02 85.06 0.00 96.80 0.19 96.01 0.00 88.21 0.29 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_errs.1984056858
92.90 0.10 93.11 0.00 96.53 0.02 93.93 0.03 85.06 0.00 96.80 0.00 96.01 0.00 88.85 0.64 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_key_req.341840353
92.99 0.10 93.16 0.05 96.55 0.02 93.94 0.01 85.54 0.48 96.84 0.05 96.01 0.00 88.92 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_init_fail.848153965
93.09 0.10 93.20 0.05 96.58 0.02 93.94 0.00 86.02 0.48 96.89 0.05 96.01 0.00 88.99 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/135.otp_ctrl_init_fail.4000966920
93.18 0.09 93.25 0.05 96.60 0.02 93.94 0.00 86.51 0.48 96.99 0.10 96.01 0.00 88.99 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_init_fail.9582530
93.27 0.09 93.25 0.00 96.60 0.00 94.20 0.26 86.51 0.00 96.99 0.00 96.01 0.00 89.35 0.36 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_regwen.2446757906
93.36 0.09 93.30 0.05 96.60 0.00 94.26 0.06 86.75 0.24 97.03 0.05 96.01 0.00 89.56 0.21 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_check_fail.3766528518
93.44 0.08 93.30 0.00 96.70 0.10 94.26 0.00 86.99 0.24 97.03 0.00 96.01 0.00 89.78 0.21 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all_with_rand_reset.1453642040
93.51 0.07 93.30 0.00 96.70 0.00 94.27 0.01 87.47 0.48 97.03 0.00 96.01 0.00 89.78 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_esc.519077134
93.58 0.07 93.30 0.00 96.70 0.00 94.31 0.04 87.47 0.00 97.03 0.00 96.01 0.00 90.21 0.43 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_stress_all.1193480449
93.64 0.06 93.34 0.03 96.70 0.00 94.37 0.06 87.71 0.24 97.08 0.05 96.01 0.00 90.28 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_init_fail.3459535578
93.70 0.06 93.34 0.00 96.70 0.00 94.59 0.21 87.71 0.00 97.08 0.00 96.01 0.00 90.49 0.21 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_key_req.4265565120
93.76 0.06 93.35 0.02 96.73 0.02 94.59 0.01 87.95 0.24 97.13 0.05 96.01 0.00 90.56 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_check_fail.3725879001
93.82 0.06 93.38 0.03 96.73 0.00 94.59 0.00 88.19 0.24 97.18 0.05 96.01 0.00 90.64 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/266.otp_ctrl_init_fail.4084849916
93.87 0.06 93.38 0.00 96.73 0.00 94.84 0.25 88.19 0.00 97.18 0.00 96.01 0.00 90.78 0.14 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_background_chks.3515218906
93.92 0.05 93.38 0.00 96.75 0.02 95.08 0.24 88.19 0.00 97.18 0.00 96.01 0.00 90.85 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_test_access.1951713789
93.97 0.05 93.38 0.00 96.78 0.02 95.08 0.00 88.43 0.24 97.18 0.00 96.01 0.00 90.92 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_stress_all.4071688029
94.02 0.05 93.38 0.00 96.78 0.00 95.17 0.09 88.67 0.24 97.18 0.00 96.01 0.00 90.92 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_init_fail.182838086
94.06 0.05 93.42 0.03 96.78 0.00 95.17 0.00 88.92 0.24 97.23 0.05 96.01 0.00 90.92 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_init_fail.2982350454
94.11 0.05 93.45 0.03 96.78 0.00 95.17 0.00 89.16 0.24 97.27 0.05 96.01 0.00 90.92 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_init_fail.462422279
94.15 0.04 93.45 0.00 96.78 0.00 95.17 0.00 89.40 0.24 97.27 0.00 96.01 0.00 90.99 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_stress_all.390252778
94.20 0.04 93.45 0.00 96.78 0.00 95.17 0.00 89.64 0.24 97.27 0.00 96.01 0.00 91.07 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_lc_esc.3681888075
94.24 0.04 93.45 0.00 96.78 0.00 95.17 0.00 89.88 0.24 97.27 0.00 96.01 0.00 91.14 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_lc_esc.2202710841
94.29 0.04 93.45 0.00 96.78 0.00 95.17 0.00 90.12 0.24 97.27 0.00 96.01 0.00 91.21 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_stress_all_with_rand_reset.904311591
94.33 0.04 93.45 0.00 96.80 0.02 95.17 0.00 90.12 0.00 97.27 0.00 96.01 0.00 91.49 0.29 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.2351421908
94.37 0.04 93.45 0.00 96.83 0.02 95.22 0.05 90.12 0.00 97.27 0.00 96.01 0.00 91.71 0.21 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_macro_errs.2479965728
94.41 0.04 93.45 0.00 96.95 0.12 95.22 0.00 90.12 0.00 97.27 0.00 96.01 0.00 91.85 0.14 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_stress_all_with_rand_reset.281476949
94.45 0.04 93.48 0.03 96.95 0.00 95.34 0.11 90.12 0.00 97.32 0.05 96.07 0.07 91.85 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/269.otp_ctrl_init_fail.536240764
94.49 0.04 93.55 0.07 96.98 0.02 95.34 0.00 90.12 0.00 97.42 0.10 96.07 0.00 91.92 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_check_fail.764438288
94.52 0.03 93.55 0.00 96.98 0.00 95.36 0.03 90.12 0.00 97.42 0.00 96.07 0.00 92.14 0.21 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_regwen.605863822
94.55 0.03 93.55 0.00 96.98 0.00 95.36 0.00 90.36 0.24 97.42 0.00 96.07 0.00 92.14 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/126.otp_ctrl_init_fail.1280130477
94.59 0.03 93.55 0.00 96.98 0.00 95.36 0.00 90.60 0.24 97.42 0.00 96.07 0.00 92.14 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/171.otp_ctrl_parallel_lc_esc.3506101545
94.62 0.03 93.55 0.00 96.98 0.00 95.36 0.00 90.84 0.24 97.42 0.00 96.07 0.00 92.14 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/178.otp_ctrl_parallel_lc_esc.1850873879
94.66 0.03 93.55 0.00 96.98 0.00 95.36 0.00 91.08 0.24 97.42 0.00 96.07 0.00 92.14 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_check_fail.469629401
94.69 0.03 93.55 0.00 96.98 0.00 95.36 0.00 91.08 0.00 97.42 0.00 96.07 0.00 92.35 0.21 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_stress_all.3185977494
94.72 0.03 93.55 0.00 96.98 0.00 95.36 0.00 91.08 0.00 97.42 0.00 96.21 0.14 92.42 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_csr_rw.4089586479
94.75 0.03 93.55 0.00 96.98 0.00 95.56 0.20 91.08 0.00 97.42 0.00 96.21 0.00 92.42 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_test_access.3379102640
94.77 0.02 93.55 0.00 96.98 0.00 95.58 0.02 91.08 0.00 97.42 0.00 96.21 0.00 92.57 0.14 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_regwen.705716081
94.79 0.02 93.55 0.00 96.98 0.00 95.65 0.07 91.08 0.00 97.42 0.00 96.21 0.00 92.64 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_key_req.257012434
94.81 0.02 93.55 0.00 96.98 0.00 95.65 0.00 91.08 0.00 97.42 0.00 96.28 0.07 92.71 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_init_fail.120963626
94.83 0.02 93.60 0.05 96.98 0.00 95.69 0.03 91.08 0.00 97.47 0.05 96.28 0.00 92.71 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_check_fail.3908862627
94.85 0.02 93.60 0.00 97.03 0.05 95.69 0.00 91.08 0.00 97.47 0.00 96.28 0.00 92.78 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.3128975893
94.86 0.02 93.60 0.00 97.05 0.02 95.71 0.02 91.08 0.00 97.47 0.00 96.28 0.00 92.85 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_req.748650249
94.88 0.02 93.60 0.00 97.05 0.00 95.81 0.11 91.08 0.00 97.47 0.00 96.28 0.00 92.85 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_init_fail.3407326200
94.89 0.02 93.65 0.05 97.05 0.00 95.82 0.01 91.08 0.00 97.51 0.05 96.28 0.00 92.85 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_check_fail.725839028
94.91 0.02 93.68 0.03 97.08 0.02 95.82 0.00 91.08 0.00 97.56 0.05 96.28 0.00 92.85 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_init_fail.1153219203
94.92 0.01 93.71 0.03 97.08 0.00 95.82 0.00 91.08 0.00 97.61 0.05 96.28 0.00 92.85 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/105.otp_ctrl_init_fail.3048403344
94.93 0.01 93.71 0.00 97.08 0.00 95.90 0.07 91.08 0.00 97.61 0.00 96.28 0.00 92.85 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_lock.3261058164
94.94 0.01 93.71 0.00 97.08 0.00 95.90 0.00 91.08 0.00 97.61 0.00 96.28 0.00 92.92 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.169034192
94.95 0.01 93.71 0.00 97.08 0.00 95.90 0.00 91.08 0.00 97.61 0.00 96.28 0.00 92.99 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_stress_all_with_rand_reset.3556559628
94.96 0.01 93.71 0.00 97.08 0.00 95.90 0.00 91.08 0.00 97.61 0.00 96.28 0.00 93.07 0.07 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_regwen.4131777982
94.97 0.01 93.71 0.00 97.08 0.00 95.90 0.00 91.08 0.00 97.61 0.00 96.34 0.07 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_rw.1465291718
94.98 0.01 93.71 0.00 97.13 0.05 95.90 0.01 91.08 0.00 97.61 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_stress_all_with_rand_reset.2892252458
94.98 0.01 93.71 0.00 97.18 0.05 95.90 0.00 91.08 0.00 97.61 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_stress_all_with_rand_reset.1072823407
94.99 0.01 93.71 0.00 97.18 0.00 95.90 0.00 91.08 0.00 97.66 0.05 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_wake_up.1970845311
95.00 0.01 93.71 0.00 97.18 0.00 95.94 0.04 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/283.otp_ctrl_init_fail.1802575809
95.00 0.01 93.71 0.00 97.18 0.00 95.97 0.03 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_key_req.3718597635
95.01 0.01 93.71 0.00 97.18 0.00 96.00 0.03 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_key_req.782008312
95.01 0.01 93.71 0.00 97.20 0.02 96.00 0.00 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.3417388855
95.01 0.01 93.71 0.00 97.23 0.02 96.00 0.00 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.3060284260
95.02 0.01 93.71 0.00 97.25 0.02 96.00 0.00 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_stress_all_with_rand_reset.1748657350
95.02 0.01 93.71 0.00 97.25 0.00 96.02 0.02 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_smoke.3852002753
95.02 0.01 93.71 0.00 97.25 0.00 96.03 0.02 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_lock.3832907594
95.02 0.01 93.71 0.00 97.25 0.00 96.05 0.01 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/187.otp_ctrl_init_fail.4050532630
95.03 0.01 93.71 0.00 97.25 0.00 96.06 0.01 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/279.otp_ctrl_init_fail.2680674088
95.03 0.01 93.71 0.00 97.25 0.00 96.07 0.01 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_req.1466166282
95.03 0.01 93.71 0.00 97.25 0.00 96.07 0.01 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_smoke.2206238719
95.03 0.01 93.71 0.00 97.25 0.00 96.08 0.01 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_stress_all.746174343
95.03 0.01 93.71 0.00 97.25 0.00 96.08 0.01 91.08 0.00 97.66 0.00 96.34 0.00 93.07 0.00 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/132.otp_ctrl_parallel_lc_esc.842833689


Tests that do not contribute to grading

Name
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.2292324188
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.3513810232
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.3466256095
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_rw.4017168326
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_intr_test.131732081
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.2522891539
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_mem_walk.3013785624
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_same_csr_outstanding.160429271
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_tl_errors.4042354186
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.3120869579
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.3425046024
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_hw_reset.2118747939
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_mem_rw_with_rand_reset.2387610598
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_intr_test.3032636766
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_mem_partial_access.3926222958
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_mem_walk.2755324058
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.2046420236
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_tl_errors.1902708665
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.1966087390
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_csr_mem_rw_with_rand_reset.3074768278
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_csr_rw.3930427214
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_intr_test.1244303411
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.2494641539
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_tl_errors.2097349079
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_csr_mem_rw_with_rand_reset.3440620391
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_csr_rw.1388472663
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_intr_test.3690864931
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.1095575542
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_tl_errors.1783541930
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.16997641
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_csr_mem_rw_with_rand_reset.4206923246
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_csr_rw.1980057043
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_intr_test.3245863287
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.2082832637
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_tl_errors.2126293962
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_csr_mem_rw_with_rand_reset.1526260572
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_csr_rw.2415311215
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_intr_test.133144769
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.897233626
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_tl_errors.1539080851
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.3186120027
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.3515777582
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_csr_rw.337415431
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_intr_test.3582104565
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_same_csr_outstanding.1271689067
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_tl_errors.3428402413
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.3721505960
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.3613597418
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_csr_rw.3845992403
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_intr_test.1579269940
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_same_csr_outstanding.3065915432
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_tl_errors.96416080
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_csr_mem_rw_with_rand_reset.760454285
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_csr_rw.3530863891
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_intr_test.902327969
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.630049627
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_tl_errors.2517737171
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.2521473605
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.54861056
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_csr_rw.1512723626
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_intr_test.1602452148
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.3865918469
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_tl_errors.1341395470
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_tl_intg_err.1172695178
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_csr_mem_rw_with_rand_reset.1003265912
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_csr_rw.2356720391
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_intr_test.2728985509
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.1019354649
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_tl_errors.1063999727
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_tl_intg_err.1115564551
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_csr_rw.3838930776
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_intr_test.267201029
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.3686482343
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_tl_errors.2124568737
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.1506031871
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.3902221026
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.1841654782
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.2314074243
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.3643128242
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_rw.176283320
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_intr_test.2288455460
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.1113424392
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_mem_walk.2741094841
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.732161809
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_tl_errors.432683820
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/20.otp_ctrl_intr_test.1454305251
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/21.otp_ctrl_intr_test.2112718724
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/22.otp_ctrl_intr_test.97883440
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/23.otp_ctrl_intr_test.2769228453
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/24.otp_ctrl_intr_test.1285287982
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/25.otp_ctrl_intr_test.56659218
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/26.otp_ctrl_intr_test.1887011470
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/27.otp_ctrl_intr_test.1347355540
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/28.otp_ctrl_intr_test.1448992061
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/29.otp_ctrl_intr_test.1745658510
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.3248050504
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_bit_bash.3153789138
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.3073082547
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_mem_rw_with_rand_reset.1318986140
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_rw.4226240183
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_intr_test.1006464581
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.2249653503
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_mem_walk.1076149535
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.2692086729
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_tl_errors.452546382
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.128718979
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/30.otp_ctrl_intr_test.952671535
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/31.otp_ctrl_intr_test.1950483964
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/32.otp_ctrl_intr_test.1221475756
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/33.otp_ctrl_intr_test.2897135379
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/34.otp_ctrl_intr_test.1889441930
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/35.otp_ctrl_intr_test.3638922581
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/36.otp_ctrl_intr_test.114815870
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/37.otp_ctrl_intr_test.4070622446
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/38.otp_ctrl_intr_test.1138871154
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/39.otp_ctrl_intr_test.1174695428
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.1430063407
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.688571600
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.3191420971
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.1554666286
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_rw.2272450907
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_intr_test.2271999861
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.1368549967
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_mem_walk.3271819394
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_same_csr_outstanding.3492693025
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_tl_errors.3252932272
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.1271880725
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/40.otp_ctrl_intr_test.1544303596
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/41.otp_ctrl_intr_test.3177311593
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/42.otp_ctrl_intr_test.169959550
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/43.otp_ctrl_intr_test.1869739609
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/44.otp_ctrl_intr_test.3005331215
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/45.otp_ctrl_intr_test.2041141629
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/46.otp_ctrl_intr_test.3764768809
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/47.otp_ctrl_intr_test.556625567
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/48.otp_ctrl_intr_test.2600451718
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/49.otp_ctrl_intr_test.3823023330
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.3445636006
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_intr_test.2442279034
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.3064104185
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_tl_errors.2293152023
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.2870383431
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_csr_rw.3538696354
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_intr_test.1228652380
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.1071121661
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_tl_errors.1701141107
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.469850556
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.2360432203
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_csr_rw.3741778284
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_intr_test.1852011979
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.1132153886
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_tl_errors.1554187851
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.3237257226
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_csr_mem_rw_with_rand_reset.2181530172
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_csr_rw.2790756653
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_intr_test.3309110663
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.712731271
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_tl_errors.3651005463
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.2457162235
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.636606579
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_csr_rw.106797069
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_intr_test.2305243520
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_same_csr_outstanding.184841024
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_tl_errors.1793729434
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_tl_intg_err.3321982535
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_alert_test.1815437791
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_background_chks.77263155
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_low_freq_read.298319837
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_esc.4078813889
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_partition_walk.3959144286
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_regwen.602088714
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_smoke.1175890890
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_stress_all.805367301
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_stress_all_with_rand_reset.2416299091
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_alert_test.2296214818
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_background_chks.58854748
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_check_fail.3776730751
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_errs.905175588
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_macro_errs.4066451702
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_req.3218141729
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_regwen.2746845488
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_sec_cm.2430226385
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_smoke.3747562289
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_alert_test.829461916
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_check_fail.3378039258
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_errs.424460749
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_macro_errs.3699050160
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_key_req.3049066246
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_esc.1905641494
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_regwen.85426155
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all.269030933
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_test_access.1765892240
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/100.otp_ctrl_init_fail.2493811913
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/100.otp_ctrl_parallel_lc_esc.3469410541
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/101.otp_ctrl_init_fail.1547334595
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/101.otp_ctrl_parallel_lc_esc.1680520096
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/102.otp_ctrl_init_fail.1113720923
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/102.otp_ctrl_parallel_lc_esc.1789165164
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/103.otp_ctrl_init_fail.2140774283
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/103.otp_ctrl_parallel_lc_esc.3418979887
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/104.otp_ctrl_init_fail.2390454822
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/104.otp_ctrl_parallel_lc_esc.3245818991
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/105.otp_ctrl_parallel_lc_esc.3855259865
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/106.otp_ctrl_init_fail.3618371188
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/106.otp_ctrl_parallel_lc_esc.2870649398
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/107.otp_ctrl_parallel_lc_esc.652646682
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/108.otp_ctrl_init_fail.1695451037
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/108.otp_ctrl_parallel_lc_esc.4034886671
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/109.otp_ctrl_init_fail.3965752107
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/109.otp_ctrl_parallel_lc_esc.2410060782
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_alert_test.3596647647
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_errs.1972001825
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_lock.2923675278
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_init_fail.639432769
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_macro_errs.3952311425
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_key_req.231572636
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_esc.1283539106
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_req.3726240975
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_smoke.560157522
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_stress_all_with_rand_reset.2585489033
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_test_access.1123191136
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/110.otp_ctrl_init_fail.2053985055
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/110.otp_ctrl_parallel_lc_esc.111185105
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/111.otp_ctrl_init_fail.4249149540
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/111.otp_ctrl_parallel_lc_esc.2722217900
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/112.otp_ctrl_init_fail.4032694219
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/112.otp_ctrl_parallel_lc_esc.2674527808
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/113.otp_ctrl_init_fail.1203007327
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/113.otp_ctrl_parallel_lc_esc.4242389178
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/114.otp_ctrl_init_fail.4161598114
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/114.otp_ctrl_parallel_lc_esc.1177948987
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/115.otp_ctrl_init_fail.2567923540
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/115.otp_ctrl_parallel_lc_esc.777836659
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/116.otp_ctrl_init_fail.550350920
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/116.otp_ctrl_parallel_lc_esc.3164900545
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/117.otp_ctrl_init_fail.1484264470
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/117.otp_ctrl_parallel_lc_esc.2295754894
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/118.otp_ctrl_init_fail.1007430256
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/118.otp_ctrl_parallel_lc_esc.3683338307
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/119.otp_ctrl_init_fail.2471456622
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/119.otp_ctrl_parallel_lc_esc.1912475279
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_alert_test.571164045
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_check_fail.717968712
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_errs.3825521929
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_lock.419894976
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_macro_errs.845835916
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_key_req.3304133376
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_esc.1580138555
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_req.1051044487
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_regwen.4228165663
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_smoke.653088631
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_stress_all.1512952003
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_test_access.2508252288
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/120.otp_ctrl_init_fail.2751799143
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/120.otp_ctrl_parallel_lc_esc.484102279
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/121.otp_ctrl_init_fail.4019324225
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/121.otp_ctrl_parallel_lc_esc.2803678785
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/122.otp_ctrl_init_fail.3085127078
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/122.otp_ctrl_parallel_lc_esc.222909783
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/123.otp_ctrl_init_fail.1387903431
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/123.otp_ctrl_parallel_lc_esc.723805446
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/124.otp_ctrl_init_fail.1612396634
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/124.otp_ctrl_parallel_lc_esc.1244188473
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/125.otp_ctrl_init_fail.1836889389
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/125.otp_ctrl_parallel_lc_esc.1069965316
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/126.otp_ctrl_parallel_lc_esc.1066036316
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/127.otp_ctrl_init_fail.2976800075
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/127.otp_ctrl_parallel_lc_esc.2260680012
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/128.otp_ctrl_init_fail.3546937770
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/128.otp_ctrl_parallel_lc_esc.2871213601
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/129.otp_ctrl_init_fail.3399149644
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/129.otp_ctrl_parallel_lc_esc.697551651
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_alert_test.2081988113
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_check_fail.478395897
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_errs.2196568458
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_lock.3248601513
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_init_fail.167262659
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_macro_errs.3862077301
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_key_req.2515137510
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_esc.433334313
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_req.3779541500
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_regwen.3159273412
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_smoke.2083637438
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_stress_all.2814086204
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_test_access.2236666350
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/130.otp_ctrl_init_fail.2010484190
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/130.otp_ctrl_parallel_lc_esc.2865841019
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/131.otp_ctrl_init_fail.1163380249
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/131.otp_ctrl_parallel_lc_esc.3947335439
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/132.otp_ctrl_init_fail.1125200878
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/133.otp_ctrl_init_fail.2720769056
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/133.otp_ctrl_parallel_lc_esc.1689190314
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/134.otp_ctrl_init_fail.2186152779
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/134.otp_ctrl_parallel_lc_esc.1242220522
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/135.otp_ctrl_parallel_lc_esc.1175419366
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/136.otp_ctrl_init_fail.179329156
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/136.otp_ctrl_parallel_lc_esc.2902775081
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/137.otp_ctrl_init_fail.375252553
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/137.otp_ctrl_parallel_lc_esc.2967051868
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/138.otp_ctrl_init_fail.2995925556
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/138.otp_ctrl_parallel_lc_esc.3430125558
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/139.otp_ctrl_init_fail.1087422610
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/139.otp_ctrl_parallel_lc_esc.508765597
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_alert_test.1341024179
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_check_fail.449884883
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_errs.1019128860
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_lock.3194060366
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_init_fail.21572094
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_macro_errs.2765819547
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_key_req.2278059175
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_esc.596364331
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_req.4178778099
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_regwen.3794123191
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_smoke.642358022
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_stress_all.575183697
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_test_access.3224103483
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/140.otp_ctrl_init_fail.3490025025
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/140.otp_ctrl_parallel_lc_esc.1415005515
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/141.otp_ctrl_init_fail.3739016202
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/141.otp_ctrl_parallel_lc_esc.2556534459
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/142.otp_ctrl_init_fail.3876900061
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/142.otp_ctrl_parallel_lc_esc.2469151955
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/143.otp_ctrl_init_fail.1003443048
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/143.otp_ctrl_parallel_lc_esc.2126177936
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/144.otp_ctrl_init_fail.275381214
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/144.otp_ctrl_parallel_lc_esc.1397463103
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/145.otp_ctrl_parallel_lc_esc.2114153026
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/146.otp_ctrl_init_fail.281201047
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/146.otp_ctrl_parallel_lc_esc.3949051640
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/147.otp_ctrl_init_fail.276059486
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/147.otp_ctrl_parallel_lc_esc.2819400442
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/148.otp_ctrl_init_fail.2203431335
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/148.otp_ctrl_parallel_lc_esc.3999719377
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/149.otp_ctrl_init_fail.3641773405
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/149.otp_ctrl_parallel_lc_esc.1404022164
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_alert_test.3769951547
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_check_fail.3662632367
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_errs.1438753230
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_lock.4084363644
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_init_fail.3087770803
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_macro_errs.1688909725
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_key_req.2819919817
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_esc.3136145075
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_req.2562911066
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_regwen.2245033597
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_smoke.1857096207
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_stress_all.3327894570
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_test_access.2376560541
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/150.otp_ctrl_init_fail.915733123
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/150.otp_ctrl_parallel_lc_esc.475996456
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/151.otp_ctrl_init_fail.2485417103
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/151.otp_ctrl_parallel_lc_esc.1880620046
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/152.otp_ctrl_init_fail.1939919805
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/152.otp_ctrl_parallel_lc_esc.799559837
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/153.otp_ctrl_init_fail.1572332822
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/153.otp_ctrl_parallel_lc_esc.103161990
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/154.otp_ctrl_init_fail.3899334453
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/154.otp_ctrl_parallel_lc_esc.1121961775
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/155.otp_ctrl_init_fail.2477651449
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/155.otp_ctrl_parallel_lc_esc.2526442855
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/156.otp_ctrl_init_fail.57172266
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/156.otp_ctrl_parallel_lc_esc.696882721
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/157.otp_ctrl_init_fail.1678980958
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/157.otp_ctrl_parallel_lc_esc.1828385242
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/158.otp_ctrl_init_fail.222703842
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/158.otp_ctrl_parallel_lc_esc.3409906665
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/159.otp_ctrl_init_fail.2827239317
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/159.otp_ctrl_parallel_lc_esc.1952936771
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_alert_test.2713379563
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_check_fail.2233127493
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_errs.355047625
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_lock.2270852678
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_macro_errs.4099093045
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_key_req.3782901474
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_esc.3463427929
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_req.2432278977
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_regwen.4147679873
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_smoke.2563445435
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_stress_all.2540525575
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_stress_all_with_rand_reset.3106105588
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_test_access.307223848
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/160.otp_ctrl_init_fail.2767512617
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/160.otp_ctrl_parallel_lc_esc.223935461
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/161.otp_ctrl_init_fail.3164106093
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/161.otp_ctrl_parallel_lc_esc.2780267665
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/162.otp_ctrl_init_fail.804711418
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/162.otp_ctrl_parallel_lc_esc.3785523474
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/163.otp_ctrl_init_fail.1663073063
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/163.otp_ctrl_parallel_lc_esc.2543022012
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/164.otp_ctrl_init_fail.3427233365
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/164.otp_ctrl_parallel_lc_esc.2652458805
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/165.otp_ctrl_init_fail.4129595520
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/165.otp_ctrl_parallel_lc_esc.3561929622
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/166.otp_ctrl_init_fail.307316955
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/166.otp_ctrl_parallel_lc_esc.1274009781
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/167.otp_ctrl_init_fail.3359513814
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/167.otp_ctrl_parallel_lc_esc.1495754205
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/168.otp_ctrl_init_fail.3307310334
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/168.otp_ctrl_parallel_lc_esc.1121492060
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/169.otp_ctrl_init_fail.3577356877
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/169.otp_ctrl_parallel_lc_esc.2374556176
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_alert_test.1070354630
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_check_fail.2747014019
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_errs.1574033296
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_lock.2671359829
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_init_fail.3856174639
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_macro_errs.3057622994
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_esc.3985238601
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_req.4004092036
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_stress_all.1698749056
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_test_access.4049115361
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/170.otp_ctrl_init_fail.2771298145
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/170.otp_ctrl_parallel_lc_esc.1841191366
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/171.otp_ctrl_init_fail.1023636356
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/172.otp_ctrl_init_fail.113226763
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/172.otp_ctrl_parallel_lc_esc.1490175040
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/173.otp_ctrl_init_fail.1253951996
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/173.otp_ctrl_parallel_lc_esc.3924965871
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/174.otp_ctrl_init_fail.3631415141
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/174.otp_ctrl_parallel_lc_esc.2343900545
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/175.otp_ctrl_init_fail.2625094130
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/175.otp_ctrl_parallel_lc_esc.1293540597
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/176.otp_ctrl_init_fail.4108034431
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/176.otp_ctrl_parallel_lc_esc.2106648172
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/177.otp_ctrl_init_fail.82385764
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/177.otp_ctrl_parallel_lc_esc.2384895013
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/178.otp_ctrl_init_fail.264302439
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/179.otp_ctrl_init_fail.374430179
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/179.otp_ctrl_parallel_lc_esc.3950140529
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_alert_test.2765840998
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_errs.242087823
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_lock.2374903304
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_init_fail.2747482648
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_macro_errs.3333503735
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_key_req.38355671
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_esc.4207033146
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_req.2760876972
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_regwen.967990169
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_smoke.2457132804
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_stress_all.1474166488
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_stress_all_with_rand_reset.2216841669
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_test_access.4211690577
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/180.otp_ctrl_init_fail.3842679731
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/180.otp_ctrl_parallel_lc_esc.3625205431
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/181.otp_ctrl_init_fail.2451513388
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/181.otp_ctrl_parallel_lc_esc.881839793
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/182.otp_ctrl_init_fail.2502926208
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/182.otp_ctrl_parallel_lc_esc.3591594126
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/183.otp_ctrl_init_fail.3244866640
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/183.otp_ctrl_parallel_lc_esc.92628150
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/184.otp_ctrl_init_fail.1875371823
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/184.otp_ctrl_parallel_lc_esc.1930479993
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/185.otp_ctrl_init_fail.3008804971
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/185.otp_ctrl_parallel_lc_esc.1383922508
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/186.otp_ctrl_init_fail.1070611119
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/186.otp_ctrl_parallel_lc_esc.2199981286
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/187.otp_ctrl_parallel_lc_esc.1095017829
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/188.otp_ctrl_init_fail.3660280708
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/188.otp_ctrl_parallel_lc_esc.2131761358
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/189.otp_ctrl_init_fail.3999173098
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/189.otp_ctrl_parallel_lc_esc.718318038
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_alert_test.43233742
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_check_fail.2771473125
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_errs.1223868234
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_lock.1476304980
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_macro_errs.3792493395
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_key_req.4181980531
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_esc.1541828490
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_req.2969400982
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_regwen.2253340733
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_smoke.1610490929
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_stress_all.4167625719
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_test_access.530906899
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/190.otp_ctrl_init_fail.893684971
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/190.otp_ctrl_parallel_lc_esc.1719211645
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/191.otp_ctrl_init_fail.3357412226
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/191.otp_ctrl_parallel_lc_esc.2834982677
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/192.otp_ctrl_init_fail.1313975235
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/192.otp_ctrl_parallel_lc_esc.2775332657
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/193.otp_ctrl_init_fail.2985495111
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/193.otp_ctrl_parallel_lc_esc.888006903
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/194.otp_ctrl_init_fail.793654814
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/194.otp_ctrl_parallel_lc_esc.124894142
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/195.otp_ctrl_init_fail.517988766
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/195.otp_ctrl_parallel_lc_esc.2697440002
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/196.otp_ctrl_init_fail.2407834094
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/196.otp_ctrl_parallel_lc_esc.468906195
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/197.otp_ctrl_init_fail.3298259259
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/197.otp_ctrl_parallel_lc_esc.3615927968
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/198.otp_ctrl_init_fail.1723079840
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/198.otp_ctrl_parallel_lc_esc.352038309
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/199.otp_ctrl_init_fail.2431472778
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/199.otp_ctrl_parallel_lc_esc.1458681787
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_alert_test.3405818487
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_errs.150381285
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_lock.2131325424
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_key_req.2374065569
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_esc.326289911
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_req.1705093546
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_regwen.1566792850
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_sec_cm.2884361477
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_smoke.1930630761
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all_with_rand_reset.1012553821
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_test_access.2443283951
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_alert_test.637275071
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_check_fail.2113439205
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_dai_errs.2398888808
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_dai_lock.3092310254
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_init_fail.1183491454
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_macro_errs.1824058622
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_key_req.201785719
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_lc_esc.3400738931
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_lc_req.2211282972
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_regwen.448430290
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_smoke.1722854935
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_stress_all.2469839453
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_test_access.4149041562
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/200.otp_ctrl_init_fail.4269709188
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/201.otp_ctrl_init_fail.3784125625
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/202.otp_ctrl_init_fail.2028359905
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/203.otp_ctrl_init_fail.117247917
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/204.otp_ctrl_init_fail.2067573822
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/205.otp_ctrl_init_fail.2084066502
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/206.otp_ctrl_init_fail.148598894
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/207.otp_ctrl_init_fail.4104240641
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/208.otp_ctrl_init_fail.430266106
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/209.otp_ctrl_init_fail.2909874106
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_alert_test.4163067427
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_check_fail.2522017070
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_dai_errs.3471016355
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_dai_lock.1513693979
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_macro_errs.3647139205
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_key_req.2118813345
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_lc_esc.4291039880
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_lc_req.1822389600
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_regwen.2663018566
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_smoke.1911437198
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_stress_all.1330809314
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_test_access.114195436
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/210.otp_ctrl_init_fail.1299764462
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/211.otp_ctrl_init_fail.1767814247
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/212.otp_ctrl_init_fail.3746331113
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/213.otp_ctrl_init_fail.4006882587
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/214.otp_ctrl_init_fail.1193685942
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/215.otp_ctrl_init_fail.3598343080
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/216.otp_ctrl_init_fail.1051723975
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/217.otp_ctrl_init_fail.4246233837
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/218.otp_ctrl_init_fail.1730730975
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/219.otp_ctrl_init_fail.1320361760
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_alert_test.2719792007
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_check_fail.1247059460
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_dai_errs.1604989262
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_dai_lock.1731122840
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_init_fail.3890872315
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_macro_errs.1948928517
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_key_req.1771750662
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_lc_esc.3664175222
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_lc_req.3238421216
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_regwen.509851995
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_smoke.385492180
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_test_access.4191481452
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/220.otp_ctrl_init_fail.1946205316
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/221.otp_ctrl_init_fail.1414422366
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/222.otp_ctrl_init_fail.2116772469
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/223.otp_ctrl_init_fail.3483371531
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/224.otp_ctrl_init_fail.156562541
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/225.otp_ctrl_init_fail.4011801378
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/226.otp_ctrl_init_fail.4079635746
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/227.otp_ctrl_init_fail.250233885
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/228.otp_ctrl_init_fail.71932482
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/229.otp_ctrl_init_fail.2778473151
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_alert_test.562182365
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_check_fail.93277512
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_dai_errs.538593703
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_dai_lock.480135800
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_init_fail.2898393034
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_macro_errs.3441750658
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_key_req.3194842304
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_lc_esc.2628859633
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_lc_req.3201105338
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_smoke.3246252004
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_stress_all.3455774307
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_stress_all_with_rand_reset.3556508231
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_test_access.3628388143
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/230.otp_ctrl_init_fail.1697381775
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/231.otp_ctrl_init_fail.203839390
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/232.otp_ctrl_init_fail.4143941235
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/233.otp_ctrl_init_fail.3520535973
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/234.otp_ctrl_init_fail.3279580799
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/235.otp_ctrl_init_fail.256618572
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/236.otp_ctrl_init_fail.2335032214
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/237.otp_ctrl_init_fail.4175674414
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/238.otp_ctrl_init_fail.2924548842
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/239.otp_ctrl_init_fail.3605857147
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_alert_test.2016152159
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_check_fail.3597786093
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_dai_errs.2009634058
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_dai_lock.4157245723
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_init_fail.3236027035
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_macro_errs.1809168123
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_key_req.2294381248
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_lc_esc.3273912375
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_lc_req.2013709595
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_regwen.1778503207
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_smoke.891367165
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_stress_all.2374733512
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_stress_all_with_rand_reset.622462685
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_test_access.432382544
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/240.otp_ctrl_init_fail.3083096043
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/241.otp_ctrl_init_fail.2683058285
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/242.otp_ctrl_init_fail.909989810
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/243.otp_ctrl_init_fail.1153938390
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/244.otp_ctrl_init_fail.11451141
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/245.otp_ctrl_init_fail.2715215153
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/246.otp_ctrl_init_fail.525135129
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/247.otp_ctrl_init_fail.3630744140
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/248.otp_ctrl_init_fail.3379164789
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/249.otp_ctrl_init_fail.4105973581
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_alert_test.2967198736
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_check_fail.4268790929
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_dai_errs.411718589
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_dai_lock.1146567692
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_init_fail.715074183
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_macro_errs.3724885954
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_key_req.3914348023
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_lc_esc.465028533
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_lc_req.3652575679
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_regwen.711714598
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_smoke.4043146467
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_stress_all.1069183116
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_test_access.3226774499
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/250.otp_ctrl_init_fail.451282360
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/251.otp_ctrl_init_fail.1161341253
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/252.otp_ctrl_init_fail.1117132029
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/253.otp_ctrl_init_fail.3795451287
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/254.otp_ctrl_init_fail.853303041
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/255.otp_ctrl_init_fail.2736337787
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/256.otp_ctrl_init_fail.4271394329
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/257.otp_ctrl_init_fail.3316969463
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/258.otp_ctrl_init_fail.1766080870
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/259.otp_ctrl_init_fail.845603887
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_alert_test.2417449566
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_dai_errs.3015209685
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_dai_lock.3406819424
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_init_fail.4064527121
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_macro_errs.2998707612
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_key_req.3250397
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_lc_req.3262073580
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_regwen.2630248187
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_smoke.883195963
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_stress_all.304380880
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_test_access.4252742138
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/260.otp_ctrl_init_fail.2160603599
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/261.otp_ctrl_init_fail.693760265
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/262.otp_ctrl_init_fail.4177751500
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/263.otp_ctrl_init_fail.730583999
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/264.otp_ctrl_init_fail.664088182
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/265.otp_ctrl_init_fail.2369183734
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/267.otp_ctrl_init_fail.349985352
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/268.otp_ctrl_init_fail.3986156486
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_alert_test.1827886924
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_check_fail.1120591118
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_dai_errs.1916518134
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_dai_lock.3918440714
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_init_fail.3974827636
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_macro_errs.632658702
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_key_req.845992827
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_lc_esc.327695088
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_lc_req.2172255161
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_regwen.101025507
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_smoke.4250424704
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_stress_all.185080592
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_stress_all_with_rand_reset.361819560
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_test_access.3066480782
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/270.otp_ctrl_init_fail.3740597605
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/271.otp_ctrl_init_fail.3776860457
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/272.otp_ctrl_init_fail.489960919
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/273.otp_ctrl_init_fail.3092955647
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/274.otp_ctrl_init_fail.2594078583
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/275.otp_ctrl_init_fail.2990857770
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/276.otp_ctrl_init_fail.2551193516
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/277.otp_ctrl_init_fail.233973113
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/278.otp_ctrl_init_fail.1993769510
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_alert_test.1913026766
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_check_fail.2087845742
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_dai_errs.3741334501
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_dai_lock.152035817
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_init_fail.2542696355
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_macro_errs.756202920
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_key_req.2601088522
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_lc_esc.1542556995
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_lc_req.3089902120
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_regwen.3936233170
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_smoke.1047991930
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_stress_all.944398464
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_stress_all_with_rand_reset.1199352606
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_test_access.3995317826
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/280.otp_ctrl_init_fail.1559524338
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/281.otp_ctrl_init_fail.4216251515
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/282.otp_ctrl_init_fail.2779048060
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/284.otp_ctrl_init_fail.2448442161
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/285.otp_ctrl_init_fail.3527071524
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/286.otp_ctrl_init_fail.749688174
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/287.otp_ctrl_init_fail.3736666329
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/288.otp_ctrl_init_fail.3955717548
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/289.otp_ctrl_init_fail.1553041547
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_alert_test.4127937270
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_check_fail.2161603292
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_dai_errs.1441966967
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_dai_lock.1252824055
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_init_fail.634709870
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_macro_errs.2066076063
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_key_req.4172403031
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_lc_esc.629120845
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_lc_req.478298838
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_regwen.3323343427
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_smoke.1354954000
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_stress_all.1027913346
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_stress_all_with_rand_reset.457737938
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_test_access.2446184303
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/290.otp_ctrl_init_fail.3135620379
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/291.otp_ctrl_init_fail.2532826173
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/292.otp_ctrl_init_fail.3750569710
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/293.otp_ctrl_init_fail.2592308410
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/294.otp_ctrl_init_fail.840006627
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/295.otp_ctrl_init_fail.3171751898
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/296.otp_ctrl_init_fail.3708271676
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/297.otp_ctrl_init_fail.305647842
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/298.otp_ctrl_init_fail.1323866167
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/299.otp_ctrl_init_fail.2632460959
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_alert_test.1259631471
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_errs.746585112
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_init_fail.3556254140
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_macro_errs.3011627157
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_req.4029702996
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_regwen.1221079744
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_sec_cm.1858653191
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_smoke.2840444516
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_alert_test.3823278687
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_check_fail.2372130730
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_dai_errs.3660520820
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_dai_lock.4085322774
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_init_fail.3775577865
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_macro_errs.2880176086
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_key_req.38500562
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_lc_esc.998724534
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_lc_req.873025634
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_regwen.857819258
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_smoke.1288835537
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_stress_all.314294699
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_test_access.1029888959
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_alert_test.3105487601
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_check_fail.2275229343
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_dai_errs.332633596
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_dai_lock.3567990260
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_init_fail.362133789
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_macro_errs.208142210
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_key_req.3371838906
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_lc_esc.1283487600
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_lc_req.3063168510
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_regwen.2341566808
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_smoke.681963845
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_stress_all.542883577
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_stress_all_with_rand_reset.2519754915
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_test_access.1172742236
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_alert_test.515565425
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_check_fail.3438443874
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_dai_errs.3720190530
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_dai_lock.1306284515
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_macro_errs.1975308871
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_key_req.67384139
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_lc_esc.246225874
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_lc_req.1432204564
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_regwen.876663424
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_smoke.1474683229
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_stress_all.1672128394
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_stress_all_with_rand_reset.2790995996
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_test_access.1513686671
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_alert_test.2613571920
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_check_fail.3723133997
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_dai_errs.273776852
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_dai_lock.270444185
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_init_fail.998441544
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_macro_errs.365128431
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_key_req.2889228658
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_lc_esc.3018977962
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_lc_req.1938241205
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_regwen.1877818515
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_smoke.263932675
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_stress_all.1641005033
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_test_access.625869766
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_alert_test.165501869
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_check_fail.1388276649
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_dai_errs.1076564674
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_dai_lock.3532722288
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_init_fail.656900271
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_macro_errs.747823468
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_key_req.3178502863
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_lc_esc.1200698929
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_lc_req.2967330786
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_regwen.261894875
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_smoke.2598630421
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_stress_all.2802587076
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_test_access.3365436794
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_alert_test.3054945886
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_check_fail.3533922066
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_dai_errs.898118697
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_dai_lock.1568934547
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_macro_errs.2237983089
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_key_req.3689776965
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_lc_esc.4218928559
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_lc_req.1835444659
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_regwen.3620187388
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_smoke.2592583151
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_stress_all.3443718192
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_stress_all_with_rand_reset.3502693633
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_test_access.1366757833
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_alert_test.2201454961
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_check_fail.960312300
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_dai_errs.388525349
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_dai_lock.3665633795
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_init_fail.2655873931
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_macro_errs.2364519765
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_key_req.3497126010
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_lc_esc.3937093449
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_lc_req.3349484628
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_regwen.3429323338
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_smoke.1872510047
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_stress_all.3687951391
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_test_access.1694444434
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_alert_test.3719935009
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_check_fail.425257322
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_dai_errs.1214105944
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_dai_lock.303786132
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_init_fail.2713741541
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_macro_errs.865402232
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_key_req.366958076
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_lc_esc.3805241530
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_lc_req.4215903186
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_smoke.3540418136
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_stress_all.3066492308
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_stress_all_with_rand_reset.3718432009
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_test_access.226525305
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_alert_test.1782708112
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_dai_errs.2914584304
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_dai_lock.1631279451
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_init_fail.113822109
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_macro_errs.1605806919
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_key_req.3460146516
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_lc_esc.1201105779
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_lc_req.3657948643
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_regwen.1844971756
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_smoke.3689841805
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_stress_all.1407832989
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_test_access.914323066
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_alert_test.1167372195
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_check_fail.770974934
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_dai_errs.3379982500
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_dai_lock.4106237774
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_init_fail.526122733
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_macro_errs.630343454
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_key_req.3610289023
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_lc_esc.2155095220
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_lc_req.2612412440
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_regwen.1002122138
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_smoke.1634113204
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_stress_all.2542951480
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_test_access.3935752866
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_alert_test.3947532883
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_background_chks.2808389773
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_check_fail.1917966347
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_errs.93711669
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_lock.254393370
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_init_fail.2249973064
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_macro_errs.1781794933
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_req.1792968355
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_regwen.144201769
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_sec_cm.3618767440
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_smoke.1382338769
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_test_access.3627945741
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_alert_test.77408003
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_dai_errs.2422026112
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_dai_lock.851793867
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_init_fail.1349212374
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_macro_errs.3852960099
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_key_req.3493083777
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_lc_esc.173948316
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_lc_req.4054466320
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_regwen.1256179444
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_smoke.1236293081
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_test_access.780920733
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_alert_test.1466309315
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_check_fail.3938984320
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_dai_errs.1210996666
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_dai_lock.3484098440
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_init_fail.4231700371
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_macro_errs.2171336008
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_key_req.554045002
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_lc_esc.4165960267
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_lc_req.3515877833
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_regwen.279038326
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_smoke.2652746938
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_stress_all.3315857711
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_stress_all_with_rand_reset.1813311895
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_test_access.802370574
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_alert_test.3478267249
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_check_fail.369943941
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_dai_errs.70464009
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_dai_lock.1703072972
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_init_fail.567666455
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_macro_errs.84824451
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_key_req.3657977987
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_lc_esc.2711098256
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_lc_req.1163541369
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_regwen.2533716079
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_smoke.1553587817
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_stress_all.1671142094
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_test_access.3724974881
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_alert_test.2479744120
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_check_fail.4258074013
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_dai_errs.1424249541
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_dai_lock.502387050
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_init_fail.2320263096
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_macro_errs.3856686277
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_key_req.3032250092
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_lc_esc.3673058059
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_lc_req.3388790064
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_regwen.3836283181
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_smoke.4282085577
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_stress_all.3160608815
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_stress_all_with_rand_reset.461096962
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_test_access.2279601422
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_alert_test.4148128822
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_check_fail.3842677941
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_dai_errs.4011295457
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_dai_lock.2080439220
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_init_fail.778660061
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_macro_errs.3621297040
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_key_req.1919798705
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_lc_req.2331948633
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_regwen.3636936666
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_smoke.50800975
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_stress_all.384153362
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_test_access.4008110100
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_alert_test.4121437406
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_check_fail.1793990211
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_dai_errs.4079768466
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_dai_lock.3019299056
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_init_fail.447974654
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_macro_errs.1305112489
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_key_req.190577060
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_lc_esc.3625937740
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_lc_req.3776492533
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_regwen.2024279776
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_smoke.4265015355
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_stress_all_with_rand_reset.379610246
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_test_access.4265023795
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_alert_test.1077314882
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_check_fail.2929434775
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_dai_errs.743936960
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_dai_lock.3363880855
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_init_fail.576328963
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_macro_errs.1172698604
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_key_req.3553936930
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_lc_esc.664782226
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_lc_req.1722598902
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_regwen.2150699629
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_smoke.1067243931
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_stress_all.2606038339
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_stress_all_with_rand_reset.3057914785
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_test_access.3243904023
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_alert_test.2304045751
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_check_fail.1093800363
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_dai_errs.1641365596
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_dai_lock.1684497692
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_init_fail.4137070359
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_macro_errs.1861227051
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_key_req.2256864166
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_lc_esc.32014342
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_lc_req.2634077197
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_regwen.3707814613
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_smoke.1755373357
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_stress_all.1156883289
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_test_access.865132179
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_alert_test.2408145770
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_check_fail.1205819379
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_dai_errs.927037428
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_dai_lock.3809327086
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_init_fail.1759719164
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_macro_errs.3830863911
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_key_req.2015954635
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_lc_esc.977758501
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_lc_req.138733697
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_regwen.1957454096
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_smoke.1422851212
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_stress_all.3152508830
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_stress_all_with_rand_reset.407184081
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_test_access.3054120498
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_alert_test.703243426
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_dai_errs.205889299
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_dai_lock.3274130458
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_init_fail.1340727392
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_macro_errs.2970132813
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_key_req.2181535130
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_lc_esc.998494858
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_lc_req.3418074576
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_regwen.2913848078
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_smoke.2003344935
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_stress_all.704493512
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_stress_all_with_rand_reset.3115493025
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_test_access.1268890399
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_alert_test.2334195598
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_background_chks.1887990954
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_check_fail.1220049334
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_errs.1279079576
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_lock.1362601536
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_init_fail.1618063071
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_macro_errs.3858434541
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_esc.3943066526
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_req.4043477993
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_regwen.3240931695
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_smoke.3912260240
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all_with_rand_reset.636817622
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_test_access.2582329708
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_init_fail.1073588686
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_parallel_lc_esc.308442397
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_stress_all_with_rand_reset.1001934594
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_init_fail.256667631
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_parallel_lc_esc.3398501318
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_stress_all_with_rand_reset.892705907
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_init_fail.1330172245
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_parallel_lc_esc.3559665098
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_init_fail.3293155523
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_parallel_lc_esc.2983992142
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_stress_all_with_rand_reset.3576951691
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_init_fail.1850984114
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_parallel_lc_esc.3856302473
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_stress_all_with_rand_reset.1035452697
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_init_fail.2163084368
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_parallel_lc_esc.484854296
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_init_fail.1962754537
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_parallel_lc_esc.1351846347
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_init_fail.686301883
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_parallel_lc_esc.467068881
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_stress_all_with_rand_reset.1426855924
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_init_fail.3315597389
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_parallel_lc_esc.2829913439
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_init_fail.1867974978
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_parallel_lc_esc.226002269
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_alert_test.2497486878
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_background_chks.3941223125
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_errs.752475943
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_lock.1284268937
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_init_fail.3125041839
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_macro_errs.2286193991
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_esc.502376277
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_req.3098867833
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_regwen.283994991
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_smoke.1254824002
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_test_access.2833458878
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_init_fail.697727275
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_parallel_lc_esc.1197226764
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_stress_all_with_rand_reset.2981496505
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_init_fail.900722002
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_parallel_lc_esc.3021853089
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_stress_all_with_rand_reset.816875289
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_init_fail.3685356154
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_parallel_lc_esc.3378499017
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_stress_all_with_rand_reset.1973632007
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_init_fail.825591489
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_parallel_lc_esc.4216458541
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_stress_all_with_rand_reset.1309643024
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_init_fail.4177208935
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_parallel_lc_esc.2828468233
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_stress_all_with_rand_reset.3778728613
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_parallel_lc_esc.328826317
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_init_fail.2759856816
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_parallel_lc_esc.3403828308
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_stress_all_with_rand_reset.3749190330
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/67.otp_ctrl_init_fail.876792537
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/67.otp_ctrl_parallel_lc_esc.3591867072
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_init_fail.2719205476
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_parallel_lc_esc.56922523
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_init_fail.791240978
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_parallel_lc_esc.1192146805
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_stress_all_with_rand_reset.4074481266
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_check_fail.2695091483
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_errs.1421091258
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_lock.4095647937
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_init_fail.520556243
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_macro_errs.3218484256
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_key_req.656555307
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_esc.3815284255
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_regwen.3505438699
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_smoke.3094764530
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_test_access.1383494615
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_init_fail.713017901
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_parallel_lc_esc.409451847
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_stress_all_with_rand_reset.1510660754
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_init_fail.485384062
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_parallel_lc_esc.2280772653
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_init_fail.2643896259
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_parallel_lc_esc.3762519386
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_init_fail.1909890684
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_parallel_lc_esc.1926354560
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_stress_all_with_rand_reset.940168167
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_init_fail.1487519062
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_parallel_lc_esc.1934096135
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_init_fail.1293314357
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_parallel_lc_esc.3037356220
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_stress_all_with_rand_reset.3785318671
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/76.otp_ctrl_init_fail.1107546835
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/76.otp_ctrl_parallel_lc_esc.3623370963
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_init_fail.572762499
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_parallel_lc_esc.2739907407
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_init_fail.2220220414
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_parallel_lc_esc.559187325
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_stress_all_with_rand_reset.784607226
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_init_fail.324737178
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_parallel_lc_esc.2044252591
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_stress_all_with_rand_reset.2479773856
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_alert_test.2039122414
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_background_chks.3579822321
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_check_fail.3272588682
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_errs.4008062687
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_lock.1289926415
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_key_req.3844548129
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_esc.397434386
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_req.689563395
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_regwen.1893331821
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_smoke.3911701702
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all.1461463340
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_test_access.2301447066
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_init_fail.4247592614
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_parallel_lc_esc.3117235104
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_stress_all_with_rand_reset.4048928510
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_init_fail.4039640835
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_parallel_lc_esc.1769129390
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_stress_all_with_rand_reset.1548368013
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_init_fail.3580026104
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_parallel_lc_esc.2886560377
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_init_fail.156558895
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_parallel_lc_esc.1206233998
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_init_fail.2359942975
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_parallel_lc_esc.3409250413
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_init_fail.1393991992
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_parallel_lc_esc.3137463590
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_init_fail.3063328188
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_parallel_lc_esc.1932871162
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_init_fail.814693586
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_parallel_lc_esc.2958945217
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/88.otp_ctrl_init_fail.839897900
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/88.otp_ctrl_parallel_lc_esc.2486093667
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_init_fail.2205597879
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_parallel_lc_esc.704239221
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_alert_test.905653245
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_background_chks.1642762944
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_check_fail.987232450
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_errs.3330811186
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_lock.4286859360
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_init_fail.2070786919
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_macro_errs.2481901663
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_key_req.1692651426
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_esc.316957552
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_regwen.639305772
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_smoke.3356472998
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all.230921915
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all_with_rand_reset.4214771119
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_test_access.3305638412
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_init_fail.1208280577
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_parallel_lc_esc.3968684430
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_init_fail.2208320349
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_parallel_lc_esc.230285322
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_stress_all_with_rand_reset.1923216860
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_init_fail.321229408
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_parallel_lc_esc.3440750531
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_stress_all_with_rand_reset.861388689
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_init_fail.1470527532
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_parallel_lc_esc.697683839
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_parallel_lc_esc.1138555556
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_stress_all_with_rand_reset.4274291782
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_init_fail.2301833206
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_parallel_lc_esc.3243208366
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_init_fail.449622464
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_parallel_lc_esc.2346207349
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_init_fail.2102050619
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_parallel_lc_esc.1833173260
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_init_fail.252918276
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_parallel_lc_esc.2524095389
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_init_fail.3577993053
/workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_parallel_lc_esc.83311262




Total test records in report: 1297
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html

TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_wake_up.1970845311 Sep 09 07:04:23 PM UTC 24 Sep 09 07:04:25 PM UTC 24 61249204 ps
T2 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_smoke.1175890890 Sep 09 07:04:23 PM UTC 24 Sep 09 07:04:27 PM UTC 24 506707722 ps
T3 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_init_fail.2982350454 Sep 09 07:04:23 PM UTC 24 Sep 09 07:04:27 PM UTC 24 264038183 ps
T10 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_alert_test.1815437791 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:27 PM UTC 24 67079512 ps
T6 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_esc.4078813889 Sep 09 07:04:23 PM UTC 24 Sep 09 07:04:28 PM UTC 24 1317165891 ps
T4 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_req.3426587339 Sep 09 07:04:23 PM UTC 24 Sep 09 07:04:29 PM UTC 24 248246768 ps
T11 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_init_fail.2888442356 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:29 PM UTC 24 104487727 ps
T12 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_alert_test.2296214818 Sep 09 07:04:26 PM UTC 24 Sep 09 07:04:30 PM UTC 24 74447974 ps
T13 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_smoke.1930630761 Sep 09 07:04:26 PM UTC 24 Sep 09 07:04:30 PM UTC 24 221355071 ps
T14 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_esc.326289911 Sep 09 07:04:26 PM UTC 24 Sep 09 07:04:30 PM UTC 24 408266117 ps
T5 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_smoke.3747562289 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:31 PM UTC 24 241406521 ps
T95 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_lock.1255996942 Sep 09 07:04:23 PM UTC 24 Sep 09 07:04:32 PM UTC 24 514261629 ps
T34 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_esc.3244639472 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:32 PM UTC 24 842893607 ps
T135 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_lock.2131325424 Sep 09 07:04:26 PM UTC 24 Sep 09 07:04:32 PM UTC 24 1859562018 ps
T35 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_regwen.602088714 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:33 PM UTC 24 3273609694 ps
T151 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_init_fail.9582530 Sep 09 07:04:26 PM UTC 24 Sep 09 07:04:33 PM UTC 24 2259183932 ps
T136 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_regwen.2746845488 Sep 09 07:04:25 PM UTC 24 Sep 09 07:04:33 PM UTC 24 338699020 ps
T19 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_alert_test.3405818487 Sep 09 07:04:31 PM UTC 24 Sep 09 07:04:34 PM UTC 24 162440791 ps
T137 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_regwen.1566792850 Sep 09 07:04:28 PM UTC 24 Sep 09 07:04:34 PM UTC 24 516291413 ps
T7 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_errs.150381285 Sep 09 07:04:26 PM UTC 24 Sep 09 07:04:35 PM UTC 24 252146763 ps
T92 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_background_chks.77263155 Sep 09 07:04:23 PM UTC 24 Sep 09 07:04:35 PM UTC 24 712667424 ps
T133 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_low_freq_read.298319837 Sep 09 07:04:23 PM UTC 24 Sep 09 07:04:35 PM UTC 24 3454058712 ps
T129 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_lock.3261058164 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:36 PM UTC 24 393630644 ps
T134 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_init_fail.3556254140 Sep 09 07:04:31 PM UTC 24 Sep 09 07:04:38 PM UTC 24 2546364086 ps
T93 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_req.1705093546 Sep 09 07:04:26 PM UTC 24 Sep 09 07:04:38 PM UTC 24 630286048 ps
T126 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_smoke.2840444516 Sep 09 07:04:31 PM UTC 24 Sep 09 07:04:38 PM UTC 24 205283375 ps
T127 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_alert_test.1259631471 Sep 09 07:04:35 PM UTC 24 Sep 09 07:04:38 PM UTC 24 127006017 ps
T8 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_errs.93711669 Sep 09 07:04:36 PM UTC 24 Sep 09 07:04:59 PM UTC 24 4921156891 ps
T9 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_errs.1984056858 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:39 PM UTC 24 3271900843 ps
T20 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_test_access.1951713789 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:39 PM UTC 24 824421180 ps
T128 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_key_req.2374065569 Sep 09 07:04:28 PM UTC 24 Sep 09 07:04:40 PM UTC 24 385986885 ps
T36 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_check_fail.2030148170 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:40 PM UTC 24 657197801 ps
T89 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_check_fail.3776730751 Sep 09 07:04:25 PM UTC 24 Sep 09 07:04:41 PM UTC 24 572768509 ps
T113 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_partition_walk.3959144286 Sep 09 07:04:23 PM UTC 24 Sep 09 07:04:41 PM UTC 24 768878412 ps
T114 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_init_fail.2249973064 Sep 09 07:04:35 PM UTC 24 Sep 09 07:04:41 PM UTC 24 484324787 ps
T115 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_esc.519077134 Sep 09 07:04:33 PM UTC 24 Sep 09 07:04:41 PM UTC 24 370832834 ps
T116 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_smoke.1382338769 Sep 09 07:04:35 PM UTC 24 Sep 09 07:04:41 PM UTC 24 286842433 ps
T21 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_test_access.2443283951 Sep 09 07:04:29 PM UTC 24 Sep 09 07:04:42 PM UTC 24 1307650403 ps
T117 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_macro_errs.1781794933 Sep 09 07:04:36 PM UTC 24 Sep 09 07:04:42 PM UTC 24 270813728 ps
T118 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_regwen.144201769 Sep 09 07:04:37 PM UTC 24 Sep 09 07:04:43 PM UTC 24 142775072 ps
T119 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_req.4029702996 Sep 09 07:04:33 PM UTC 24 Sep 09 07:04:43 PM UTC 24 1062238799 ps
T120 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_regwen.1221079744 Sep 09 07:04:35 PM UTC 24 Sep 09 07:04:44 PM UTC 24 312445669 ps
T229 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_alert_test.3947532883 Sep 09 07:04:41 PM UTC 24 Sep 09 07:04:45 PM UTC 24 61688322 ps
T183 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_errs.905175588 Sep 09 07:04:25 PM UTC 24 Sep 09 07:04:45 PM UTC 24 1324125119 ps
T98 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_init_fail.1618063071 Sep 09 07:04:41 PM UTC 24 Sep 09 07:04:45 PM UTC 24 107242970 ps
T22 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_test_access.3379102640 Sep 09 07:04:35 PM UTC 24 Sep 09 07:04:46 PM UTC 24 313877660 ps
T180 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_macro_errs.3011627157 Sep 09 07:04:33 PM UTC 24 Sep 09 07:04:47 PM UTC 24 456592188 ps
T166 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_esc.1042813474 Sep 09 07:04:36 PM UTC 24 Sep 09 07:04:47 PM UTC 24 661111558 ps
T240 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_smoke.3912260240 Sep 09 07:04:41 PM UTC 24 Sep 09 07:04:48 PM UTC 24 765302788 ps
T18 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_background_chks.2557365870 Sep 09 07:04:33 PM UTC 24 Sep 09 07:04:48 PM UTC 24 2840264575 ps
T99 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_check_fail.2246470775 Sep 09 07:04:33 PM UTC 24 Sep 09 07:04:49 PM UTC 24 1953708368 ps
T184 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_macro_errs.4066451702 Sep 09 07:04:25 PM UTC 24 Sep 09 07:04:49 PM UTC 24 2305703145 ps
T102 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_background_chks.58854748 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:50 PM UTC 24 1592841902 ps
T121 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_test_access.665696314 Sep 09 07:04:25 PM UTC 24 Sep 09 07:04:50 PM UTC 24 2276600688 ps
T241 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_alert_test.2334195598 Sep 09 07:04:46 PM UTC 24 Sep 09 07:04:50 PM UTC 24 238481294 ps
T90 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_check_fail.3908862627 Sep 09 07:04:26 PM UTC 24 Sep 09 07:04:51 PM UTC 24 1760904377 ps
T122 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_key_req.341840353 Sep 09 07:04:33 PM UTC 24 Sep 09 07:04:51 PM UTC 24 1350743546 ps
T143 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_test_access.3627945741 Sep 09 07:04:39 PM UTC 24 Sep 09 07:04:52 PM UTC 24 898538648 ps
T123 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_lock.3832907594 Sep 09 07:04:33 PM UTC 24 Sep 09 07:04:53 PM UTC 24 1846995586 ps
T391 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_regwen.3240931695 Sep 09 07:04:44 PM UTC 24 Sep 09 07:04:53 PM UTC 24 834715032 ps
T262 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_smoke.1254824002 Sep 09 07:04:46 PM UTC 24 Sep 09 07:04:53 PM UTC 24 1059110687 ps
T124 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_key_req.3030455184 Sep 09 07:04:25 PM UTC 24 Sep 09 07:04:54 PM UTC 24 10335969805 ps
T54 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_init_fail.3125041839 Sep 09 07:04:49 PM UTC 24 Sep 09 07:04:54 PM UTC 24 107706127 ps
T130 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_req.3218141729 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:55 PM UTC 24 8054535891 ps
T125 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_key_req.3530858886 Sep 09 07:04:24 PM UTC 24 Sep 09 07:04:55 PM UTC 24 1588883114 ps
T96 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_background_chks.1346541379 Sep 09 07:04:26 PM UTC 24 Sep 09 07:04:56 PM UTC 24 3372078079 ps
T131 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_test_access.2582329708 Sep 09 07:04:44 PM UTC 24 Sep 09 07:04:58 PM UTC 24 817374278 ps
T278 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_esc.502376277 Sep 09 07:04:49 PM UTC 24 Sep 09 07:04:58 PM UTC 24 1731041529 ps
T482 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_alert_test.2497486878 Sep 09 07:04:54 PM UTC 24 Sep 09 07:04:58 PM UTC 24 88962593 ps
T132 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_lock.254393370 Sep 09 07:04:36 PM UTC 24 Sep 09 07:04:58 PM UTC 24 10129671739 ps
T181 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_macro_errs.92327583 Sep 09 07:04:28 PM UTC 24 Sep 09 07:04:58 PM UTC 24 1052003957 ps
T87 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_check_fail.1917966347 Sep 09 07:04:36 PM UTC 24 Sep 09 07:04:59 PM UTC 24 1093383785 ps
T83 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_init_fail.520556243 Sep 09 07:04:55 PM UTC 24 Sep 09 07:05:00 PM UTC 24 335678213 ps
T97 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_background_chks.2808389773 Sep 09 07:04:35 PM UTC 24 Sep 09 07:05:00 PM UTC 24 2106404055 ps
T417 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_regwen.283994991 Sep 09 07:04:54 PM UTC 24 Sep 09 07:05:02 PM UTC 24 1781333761 ps
T201 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_req.1792968355 Sep 09 07:04:36 PM UTC 24 Sep 09 07:05:03 PM UTC 24 940193118 ps
T317 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_test_access.2833458878 Sep 09 07:04:54 PM UTC 24 Sep 09 07:05:03 PM UTC 24 623915571 ps
T37 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_check_fail.1220049334 Sep 09 07:04:44 PM UTC 24 Sep 09 07:05:03 PM UTC 24 714413845 ps
T481 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all.3315232746 Sep 09 07:04:46 PM UTC 24 Sep 09 07:05:04 PM UTC 24 832659004 ps
T185 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_macro_errs.2286193991 Sep 09 07:04:54 PM UTC 24 Sep 09 07:05:05 PM UTC 24 301472188 ps
T483 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_alert_test.1710647217 Sep 09 07:05:02 PM UTC 24 Sep 09 07:05:06 PM UTC 24 140975133 ps
T227 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_key_req.4265565120 Sep 09 07:04:36 PM UTC 24 Sep 09 07:05:06 PM UTC 24 2634459159 ps
T186 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_errs.746585112 Sep 09 07:04:33 PM UTC 24 Sep 09 07:05:06 PM UTC 24 17672956284 ps
T484 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_lock.4095647937 Sep 09 07:04:58 PM UTC 24 Sep 09 07:05:06 PM UTC 24 651658760 ps
T485 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_smoke.3911701702 Sep 09 07:05:02 PM UTC 24 Sep 09 07:05:06 PM UTC 24 309264150 ps
T421 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_regwen.3505438699 Sep 09 07:05:01 PM UTC 24 Sep 09 07:05:06 PM UTC 24 1556667160 ps
T236 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_errs.1279079576 Sep 09 07:04:44 PM UTC 24 Sep 09 07:05:06 PM UTC 24 346419167 ps
T233 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_req.4043477993 Sep 09 07:04:44 PM UTC 24 Sep 09 07:05:06 PM UTC 24 1951671943 ps
T228 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_lock.1362601536 Sep 09 07:04:44 PM UTC 24 Sep 09 07:05:07 PM UTC 24 1353955191 ps
T235 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_background_chks.1887990954 Sep 09 07:04:41 PM UTC 24 Sep 09 07:05:07 PM UTC 24 1873516529 ps
T289 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_key_req.782008312 Sep 09 07:04:44 PM UTC 24 Sep 09 07:05:07 PM UTC 24 558115514 ps
T46 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_init_fail.3459535578 Sep 09 07:05:02 PM UTC 24 Sep 09 07:05:08 PM UTC 24 129852468 ps
T149 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_background_chks.3515218906 Sep 09 07:04:55 PM UTC 24 Sep 09 07:05:08 PM UTC 24 449818143 ps
T399 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_esc.397434386 Sep 09 07:05:03 PM UTC 24 Sep 09 07:05:09 PM UTC 24 373602731 ps
T438 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_check_fail.2695091483 Sep 09 07:04:58 PM UTC 24 Sep 09 07:05:10 PM UTC 24 697491359 ps
T433 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_key_req.257012434 Sep 09 07:04:54 PM UTC 24 Sep 09 07:05:10 PM UTC 24 1266190096 ps
T486 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_smoke.3094764530 Sep 09 07:04:55 PM UTC 24 Sep 09 07:05:10 PM UTC 24 7472298392 ps
T153 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_background_chks.3579822321 Sep 09 07:05:02 PM UTC 24 Sep 09 07:05:11 PM UTC 24 267620753 ps
T487 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_check_fail.3272588682 Sep 09 07:05:05 PM UTC 24 Sep 09 07:05:12 PM UTC 24 632803178 ps
T251 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_background_chks.3941223125 Sep 09 07:04:49 PM UTC 24 Sep 09 07:05:12 PM UTC 24 1557339440 ps
T488 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_alert_test.2039122414 Sep 09 07:05:09 PM UTC 24 Sep 09 07:05:14 PM UTC 24 202472376 ps
T422 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_regwen.1893331821 Sep 09 07:05:09 PM UTC 24 Sep 09 07:05:14 PM UTC 24 126477542 ps
T489 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_esc.316957552 Sep 09 07:05:09 PM UTC 24 Sep 09 07:05:14 PM UTC 24 140688223 ps
T397 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_macro_errs.3858434541 Sep 09 07:04:44 PM UTC 24 Sep 09 07:05:15 PM UTC 24 3530424237 ps
T231 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_esc.3815284255 Sep 09 07:04:58 PM UTC 24 Sep 09 07:05:15 PM UTC 24 304354398 ps
T198 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_init_fail.2070786919 Sep 09 07:05:09 PM UTC 24 Sep 09 07:05:16 PM UTC 24 625057593 ps
T318 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_test_access.1383494615 Sep 09 07:05:01 PM UTC 24 Sep 09 07:05:18 PM UTC 24 1040594830 ps
T252 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_req.689563395 Sep 09 07:05:02 PM UTC 24 Sep 09 07:05:18 PM UTC 24 2021526049 ps
T404 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_errs.752475943 Sep 09 07:04:54 PM UTC 24 Sep 09 07:05:18 PM UTC 24 742121933 ps
T295 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_key_req.656555307 Sep 09 07:04:58 PM UTC 24 Sep 09 07:05:18 PM UTC 24 826211113 ps
T490 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_alert_test.905653245 Sep 09 07:05:14 PM UTC 24 Sep 09 07:05:18 PM UTC 24 944158498 ps
T463 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_key_req.3844548129 Sep 09 07:05:09 PM UTC 24 Sep 09 07:05:19 PM UTC 24 442843437 ps
T395 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_lock.1284268937 Sep 09 07:04:49 PM UTC 24 Sep 09 07:05:21 PM UTC 24 4164173680 ps
T431 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_lock.1289926415 Sep 09 07:05:05 PM UTC 24 Sep 09 07:05:21 PM UTC 24 2378461385 ps
T420 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_regwen.639305772 Sep 09 07:05:11 PM UTC 24 Sep 09 07:05:21 PM UTC 24 983032143 ps
T491 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_smoke.3356472998 Sep 09 07:05:09 PM UTC 24 Sep 09 07:05:22 PM UTC 24 1362414992 ps
T492 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_background_chks.1642762944 Sep 09 07:05:09 PM UTC 24 Sep 09 07:05:22 PM UTC 24 1488035664 ps
T253 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_req.3098867833 Sep 09 07:04:49 PM UTC 24 Sep 09 07:05:22 PM UTC 24 1044010791 ps
T232 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_errs.3330811186 Sep 09 07:05:09 PM UTC 24 Sep 09 07:05:23 PM UTC 24 481588661 ps
T182 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_macro_errs.3218484256 Sep 09 07:04:58 PM UTC 24 Sep 09 07:05:24 PM UTC 24 2004775516 ps
T493 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_smoke.2206238719 Sep 09 07:05:15 PM UTC 24 Sep 09 07:05:24 PM UTC 24 543744870 ps
T29 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_init_fail.182838086 Sep 09 07:05:15 PM UTC 24 Sep 09 07:05:24 PM UTC 24 777079971 ps
T237 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_macro_errs.2479965728 Sep 09 07:04:24 PM UTC 24 Sep 09 07:05:25 PM UTC 24 31717461063 ps
T263 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all.230921915 Sep 09 07:05:12 PM UTC 24 Sep 09 07:05:25 PM UTC 24 629060594 ps
T254 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_req.748650249 Sep 09 07:04:55 PM UTC 24 Sep 09 07:05:26 PM UTC 24 9425024613 ps
T494 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_alert_test.829461916 Sep 09 07:05:24 PM UTC 24 Sep 09 07:05:27 PM UTC 24 172186029 ps
T274 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_esc.3943066526 Sep 09 07:04:44 PM UTC 24 Sep 09 07:05:28 PM UTC 24 16930561754 ps
T49 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_check_fail.987232450 Sep 09 07:05:10 PM UTC 24 Sep 09 07:05:28 PM UTC 24 3117520366 ps
T394 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_req.1170980953 Sep 09 07:05:09 PM UTC 24 Sep 09 07:05:28 PM UTC 24 701969950 ps
T238 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_macro_errs.2481901663 Sep 09 07:05:11 PM UTC 24 Sep 09 07:05:28 PM UTC 24 785665270 ps
T167 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_esc.1905641494 Sep 09 07:05:17 PM UTC 24 Sep 09 07:05:28 PM UTC 24 1706054962 ps
T32 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_init_fail.639432769 Sep 09 07:05:24 PM UTC 24 Sep 09 07:05:29 PM UTC 24 232569243 ps
T495 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_esc.1283539106 Sep 09 07:05:24 PM UTC 24 Sep 09 07:05:29 PM UTC 24 124807461 ps
T319 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_test_access.3305638412 Sep 09 07:05:11 PM UTC 24 Sep 09 07:05:31 PM UTC 24 1787529430 ps
T405 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_errs.1421091258 Sep 09 07:04:58 PM UTC 24 Sep 09 07:05:31 PM UTC 24 1012362136 ps
T392 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_key_req.1692651426 Sep 09 07:05:11 PM UTC 24 Sep 09 07:05:31 PM UTC 24 1505076055 ps
T320 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_test_access.1765892240 Sep 09 07:05:21 PM UTC 24 Sep 09 07:05:32 PM UTC 24 1067039782 ps
T62 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_check_fail.3142859576 Sep 09 07:04:54 PM UTC 24 Sep 09 07:05:43 PM UTC 24 25189291877 ps
T496 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_smoke.653088631 Sep 09 07:05:30 PM UTC 24 Sep 09 07:05:45 PM UTC 24 4632910643 ps
T190 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_macro_errs.1770009325 Sep 09 07:05:05 PM UTC 24 Sep 09 07:05:32 PM UTC 24 1142430839 ps
T423 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_regwen.85426155 Sep 09 07:05:21 PM UTC 24 Sep 09 07:05:32 PM UTC 24 3588014987 ps
T298 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_macro_errs.3952311425 Sep 09 07:05:27 PM UTC 24 Sep 09 07:05:33 PM UTC 24 328718645 ps
T497 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_macro_errs.3699050160 Sep 09 07:05:21 PM UTC 24 Sep 09 07:05:33 PM UTC 24 334199155 ps
T498 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_alert_test.3596647647 Sep 09 07:05:30 PM UTC 24 Sep 09 07:05:33 PM UTC 24 846409971 ps
T499 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_smoke.560157522 Sep 09 07:05:24 PM UTC 24 Sep 09 07:05:33 PM UTC 24 750034417 ps
T435 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_req.1466166282 Sep 09 07:05:15 PM UTC 24 Sep 09 07:05:34 PM UTC 24 2172013662 ps
T261 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_lock.855954294 Sep 09 07:05:18 PM UTC 24 Sep 09 07:05:45 PM UTC 24 925847851 ps
T15 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all_with_rand_reset.1012553821 Sep 09 07:04:29 PM UTC 24 Sep 09 07:05:35 PM UTC 24 2101672255 ps
T55 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_init_fail.3588714033 Sep 09 07:05:30 PM UTC 24 Sep 09 07:05:35 PM UTC 24 388294230 ps
T323 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_errs.4008062687 Sep 09 07:05:05 PM UTC 24 Sep 09 07:05:38 PM UTC 24 1172110803 ps
T324 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_alert_test.571164045 Sep 09 07:05:35 PM UTC 24 Sep 09 07:05:38 PM UTC 24 77419931 ps
T325 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_errs.424460749 Sep 09 07:05:18 PM UTC 24 Sep 09 07:05:38 PM UTC 24 2884645301 ps
T326 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_lock.2923675278 Sep 09 07:05:27 PM UTC 24 Sep 09 07:05:38 PM UTC 24 360379157 ps
T305 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_stress_all.1512952003 Sep 09 07:05:35 PM UTC 24 Sep 09 07:05:39 PM UTC 24 135815372 ps
T327 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_regwen.2446757906 Sep 09 07:05:29 PM UTC 24 Sep 09 07:05:42 PM UTC 24 574597946 ps
T328 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_key_req.3304133376 Sep 09 07:05:34 PM UTC 24 Sep 09 07:05:44 PM UTC 24 219267183 ps
T329 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_req.3726240975 Sep 09 07:05:24 PM UTC 24 Sep 09 07:05:40 PM UTC 24 706219167 ps
T388 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_key_req.3049066246 Sep 09 07:05:21 PM UTC 24 Sep 09 07:05:40 PM UTC 24 1853569844 ps
T389 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_smoke.2083637438 Sep 09 07:05:35 PM UTC 24 Sep 09 07:05:40 PM UTC 24 180346455 ps
T279 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_esc.1580138555 Sep 09 07:05:30 PM UTC 24 Sep 09 07:05:41 PM UTC 24 326778815 ps
T56 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_init_fail.167262659 Sep 09 07:05:36 PM UTC 24 Sep 09 07:05:41 PM UTC 24 132119938 ps
T390 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_test_access.2301447066 Sep 09 07:05:09 PM UTC 24 Sep 09 07:05:42 PM UTC 24 5425093162 ps
T296 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_regwen.4228165663 Sep 09 07:05:34 PM UTC 24 Sep 09 07:05:44 PM UTC 24 1013464508 ps
T500 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_smoke.642358022 Sep 09 07:05:44 PM UTC 24 Sep 09 07:05:50 PM UTC 24 290944830 ps
T396 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_req.1051044487 Sep 09 07:05:30 PM UTC 24 Sep 09 07:05:47 PM UTC 24 637162987 ps
T501 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_alert_test.2081988113 Sep 09 07:05:44 PM UTC 24 Sep 09 07:05:47 PM UTC 24 45623134 ps
T502 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_key_req.231572636 Sep 09 07:05:27 PM UTC 24 Sep 09 07:05:47 PM UTC 24 452503869 ps
T457 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_lock.419894976 Sep 09 07:05:31 PM UTC 24 Sep 09 07:05:47 PM UTC 24 1402357037 ps
T363 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_esc.1541828490 Sep 09 07:06:15 PM UTC 24 Sep 09 07:06:26 PM UTC 24 963165023 ps
T503 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_lock.3194060366 Sep 09 07:05:44 PM UTC 24 Sep 09 07:05:49 PM UTC 24 147870548 ps
T188 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_init_fail.21572094 Sep 09 07:05:44 PM UTC 24 Sep 09 07:05:49 PM UTC 24 427645182 ps
T442 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_test_access.1123191136 Sep 09 07:05:29 PM UTC 24 Sep 09 07:05:50 PM UTC 24 2205682942 ps
T403 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_errs.3825521929 Sep 09 07:05:34 PM UTC 24 Sep 09 07:05:50 PM UTC 24 1116360603 ps
T504 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_regwen.3159273412 Sep 09 07:05:41 PM UTC 24 Sep 09 07:05:51 PM UTC 24 2368157143 ps
T400 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_esc.596364331 Sep 09 07:05:44 PM UTC 24 Sep 09 07:05:51 PM UTC 24 145435711 ps
T505 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_macro_errs.3333503735 Sep 09 07:06:13 PM UTC 24 Sep 09 07:06:28 PM UTC 24 1087106111 ps
T506 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_req.4178778099 Sep 09 07:05:44 PM UTC 24 Sep 09 07:05:51 PM UTC 24 591264656 ps
T39 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_check_fail.3766528518 Sep 09 07:05:27 PM UTC 24 Sep 09 07:05:52 PM UTC 24 2162639242 ps
T507 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_lock.3248601513 Sep 09 07:05:36 PM UTC 24 Sep 09 07:05:52 PM UTC 24 1237461698 ps
T508 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_key_req.2515137510 Sep 09 07:05:41 PM UTC 24 Sep 09 07:05:53 PM UTC 24 1319174284 ps
T419 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_regwen.3794123191 Sep 09 07:05:46 PM UTC 24 Sep 09 07:05:53 PM UTC 24 291594369 ps
T509 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_alert_test.43233742 Sep 09 07:06:25 PM UTC 24 Sep 09 07:06:28 PM UTC 24 98886723 ps
T472 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_test_access.2508252288 Sep 09 07:05:34 PM UTC 24 Sep 09 07:05:53 PM UTC 24 945603834 ps
T144 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_check_fail.3378039258 Sep 09 07:05:21 PM UTC 24 Sep 09 07:05:53 PM UTC 24 11085860194 ps
T510 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_alert_test.1341024179 Sep 09 07:05:51 PM UTC 24 Sep 09 07:05:54 PM UTC 24 217528742 ps
T393 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_check_fail.717968712 Sep 09 07:05:34 PM UTC 24 Sep 09 07:05:55 PM UTC 24 2069089085 ps
T511 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_esc.3136145075 Sep 09 07:05:52 PM UTC 24 Sep 09 07:05:56 PM UTC 24 89764657 ps
T512 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_alert_test.3769951547 Sep 09 07:05:54 PM UTC 24 Sep 09 07:05:57 PM UTC 24 59673109 ps
T189 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_init_fail.3087770803 Sep 09 07:05:51 PM UTC 24 Sep 09 07:05:57 PM UTC 24 110949916 ps
T513 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_check_fail.3662632367 Sep 09 07:05:52 PM UTC 24 Sep 09 07:05:58 PM UTC 24 212913391 ps
T464 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_esc.433334313 Sep 09 07:05:36 PM UTC 24 Sep 09 07:05:58 PM UTC 24 3656866921 ps
T514 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_stress_all.2814086204 Sep 09 07:05:44 PM UTC 24 Sep 09 07:05:59 PM UTC 24 1405304210 ps
T515 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_smoke.2563445435 Sep 09 07:05:54 PM UTC 24 Sep 09 07:05:59 PM UTC 24 195148844 ps
T141 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_check_fail.478395897 Sep 09 07:05:41 PM UTC 24 Sep 09 07:05:59 PM UTC 24 1383095073 ps
T516 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_lock.4084363644 Sep 09 07:05:52 PM UTC 24 Sep 09 07:06:00 PM UTC 24 366442625 ps
T452 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_test_access.4049115361 Sep 09 07:06:07 PM UTC 24 Sep 09 07:06:25 PM UTC 24 1459727654 ps
T255 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_errs.242087823 Sep 09 07:06:10 PM UTC 24 Sep 09 07:06:28 PM UTC 24 989429930 ps
T517 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_smoke.1857096207 Sep 09 07:05:51 PM UTC 24 Sep 09 07:06:01 PM UTC 24 784031256 ps
T195 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_init_fail.462422279 Sep 09 07:05:56 PM UTC 24 Sep 09 07:06:01 PM UTC 24 199476111 ps
T249 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_macro_errs.845835916 Sep 09 07:05:34 PM UTC 24 Sep 09 07:06:01 PM UTC 24 8108527576 ps
T518 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_regwen.2245033597 Sep 09 07:05:54 PM UTC 24 Sep 09 07:06:02 PM UTC 24 261526923 ps
T256 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_errs.2196568458 Sep 09 07:05:40 PM UTC 24 Sep 09 07:06:02 PM UTC 24 402626329 ps
T286 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_req.3779541500 Sep 09 07:05:36 PM UTC 24 Sep 09 07:06:02 PM UTC 24 956371277 ps
T519 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_key_req.2819919817 Sep 09 07:05:54 PM UTC 24 Sep 09 07:06:03 PM UTC 24 2172582308 ps
T459 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_lock.4286859360 Sep 09 07:05:09 PM UTC 24 Sep 09 07:06:04 PM UTC 24 3912929387 ps
T191 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_macro_errs.3862077301 Sep 09 07:05:41 PM UTC 24 Sep 09 07:06:04 PM UTC 24 10365136702 ps
T406 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_errs.1019128860 Sep 09 07:05:46 PM UTC 24 Sep 09 07:06:04 PM UTC 24 1128880562 ps
T520 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_alert_test.2713379563 Sep 09 07:06:01 PM UTC 24 Sep 09 07:06:05 PM UTC 24 65111738 ps
T437 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_test_access.3224103483 Sep 09 07:05:46 PM UTC 24 Sep 09 07:06:05 PM UTC 24 959606767 ps
T145 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_check_fail.449884883 Sep 09 07:05:46 PM UTC 24 Sep 09 07:06:06 PM UTC 24 709112606 ps
T521 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_macro_errs.1688909725 Sep 09 07:05:52 PM UTC 24 Sep 09 07:06:06 PM UTC 24 7521918860 ps
T522 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_errs.1438753230 Sep 09 07:05:52 PM UTC 24 Sep 09 07:06:06 PM UTC 24 754975300 ps
T290 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_key_req.2278059175 Sep 09 07:05:46 PM UTC 24 Sep 09 07:06:06 PM UTC 24 1150809810 ps
T432 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_key_req.3782901474 Sep 09 07:05:59 PM UTC 24 Sep 09 07:06:07 PM UTC 24 3891217308 ps
T16 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all_with_rand_reset.636817622 Sep 09 07:04:46 PM UTC 24 Sep 09 07:06:07 PM UTC 24 2004417697 ps
T477 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_esc.3985238601 Sep 09 07:06:03 PM UTC 24 Sep 09 07:06:07 PM UTC 24 100498949 ps
T523 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_errs.1972001825 Sep 09 07:05:27 PM UTC 24 Sep 09 07:06:09 PM UTC 24 6075142616 ps
T287 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_req.2432278977 Sep 09 07:05:56 PM UTC 24 Sep 09 07:06:09 PM UTC 24 426737885 ps
T524 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_regwen.4147679873 Sep 09 07:06:01 PM UTC 24 Sep 09 07:06:09 PM UTC 24 299662845 ps
T434 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_req.2562911066 Sep 09 07:05:51 PM UTC 24 Sep 09 07:06:10 PM UTC 24 548609464 ps
T330 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_test_access.2376560541 Sep 09 07:05:54 PM UTC 24 Sep 09 07:06:10 PM UTC 24 981676181 ps
T275 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_esc.3463427929 Sep 09 07:05:56 PM UTC 24 Sep 09 07:06:10 PM UTC 24 285184424 ps
T103 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_init_fail.3856174639 Sep 09 07:06:03 PM UTC 24 Sep 09 07:06:10 PM UTC 24 1293688191 ps
T202 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_lock.2671359829 Sep 09 07:06:03 PM UTC 24 Sep 09 07:06:11 PM UTC 24 388118078 ps
T203 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_errs.355047625 Sep 09 07:05:57 PM UTC 24 Sep 09 07:06:11 PM UTC 24 523463039 ps
T204 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_test_access.2236666350 Sep 09 07:05:41 PM UTC 24 Sep 09 07:06:12 PM UTC 24 12520320833 ps
T205 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_macro_errs.4099093045 Sep 09 07:05:59 PM UTC 24 Sep 09 07:06:13 PM UTC 24 1264029284 ps
T206 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_alert_test.1070354630 Sep 09 07:06:10 PM UTC 24 Sep 09 07:06:14 PM UTC 24 81040963 ps
T207 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_key_req.3718597635 Sep 09 07:06:07 PM UTC 24 Sep 09 07:06:14 PM UTC 24 208936478 ps
T208 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_lock.1476304980 Sep 09 07:06:17 PM UTC 24 Sep 09 07:06:29 PM UTC 24 538352270 ps
T209 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_test_access.307223848 Sep 09 07:06:01 PM UTC 24 Sep 09 07:06:15 PM UTC 24 426339647 ps
T199 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_init_fail.2747482648 Sep 09 07:06:10 PM UTC 24 Sep 09 07:06:16 PM UTC 24 355010116 ps
T525 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_regwen.605863822 Sep 09 07:06:07 PM UTC 24 Sep 09 07:06:16 PM UTC 24 613379832 ps
T526 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_alert_test.2765840998 Sep 09 07:06:13 PM UTC 24 Sep 09 07:06:16 PM UTC 24 144971706 ps
T527 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_smoke.2457132804 Sep 09 07:06:10 PM UTC 24 Sep 09 07:06:18 PM UTC 24 880018342 ps
T528 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_smoke.3852002753 Sep 09 07:06:03 PM UTC 24 Sep 09 07:06:19 PM UTC 24 1639997921 ps
T234 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_esc.4207033146 Sep 09 07:06:10 PM UTC 24 Sep 09 07:06:21 PM UTC 24 2260264192 ps
T104 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_init_fail.120963626 Sep 09 07:06:15 PM UTC 24 Sep 09 07:06:21 PM UTC 24 197857470 ps
T242 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_req.4004092036 Sep 09 07:06:03 PM UTC 24 Sep 09 07:06:21 PM UTC 24 627720774 ps
T219 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_macro_errs.2765819547 Sep 09 07:05:46 PM UTC 24 Sep 09 07:06:23 PM UTC 24 12843168457 ps
T77 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_check_fail.2233127493 Sep 09 07:05:57 PM UTC 24 Sep 09 07:06:24 PM UTC 24 895763105 ps
T243 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_lock.2374903304 Sep 09 07:06:10 PM UTC 24 Sep 09 07:06:24 PM UTC 24 891052363 ps
T244 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_lock.2270852678 Sep 09 07:05:57 PM UTC 24 Sep 09 07:06:25 PM UTC 24 733022893 ps
T245 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_regwen.2253340733 Sep 09 07:06:20 PM UTC 24 Sep 09 07:06:25 PM UTC 24 424747344 ps
T246 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_dai_errs.1604989262 Sep 09 07:06:49 PM UTC 24 Sep 09 07:07:21 PM UTC 24 1249460357 ps
T247 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_smoke.1610490929 Sep 09 07:06:15 PM UTC 24 Sep 09 07:06:29 PM UTC 24 305111002 ps
T248 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_test_access.530906899 Sep 09 07:06:21 PM UTC 24 Sep 09 07:06:30 PM UTC 24 543737090 ps
T297 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_regwen.967990169 Sep 09 07:06:13 PM UTC 24 Sep 09 07:06:31 PM UTC 24 4098975267 ps
T52 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_check_fail.725839028 Sep 09 07:06:10 PM UTC 24 Sep 09 07:06:31 PM UTC 24 574786762 ps
T58 /workspaces/repo/scratch/os_regression_2024_09_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_init_fail.1183491454 Sep 09 07:06:25 PM UTC 24 Sep 09 07:06:32 PM UTC 24 1794857711 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%