Assertions
dashboard | hierarchy | modlist | groups | tests | asserts

Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total2700
Category 02700


Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total2700
Severity 02700


Summary for Assertions
NUMBERPERCENT
Total Number27100.00
Uncovered518.52
Success2281.48
Failure00.00
Incomplete518.52
Without Attempts00.00


Detail Report for Assertions

Assertions Uncovered:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
prim_esc_tb.i_esc_receiver.EscCntEsc_A 009776000
prim_esc_tb.i_esc_receiver.EscCntWrap_A 009776000
prim_esc_tb.i_esc_sender.PingCheck_A 0097760020
prim_esc_tb.i_esc_sender.SigIntCheck1_A 0097760020
prim_esc_tb.i_esc_sender.SigIntCheck2_A 0097760020

Assertions Success:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
prim_esc_tb.i_esc_receiver.DiffEncCheck_A 009776506700
prim_esc_tb.i_esc_receiver.EscEnCheck_A 00977626800
prim_esc_tb.i_esc_receiver.EscEnKnownO_A 009776516700
prim_esc_tb.i_esc_receiver.EscRespCheck_A 009776271020
prim_esc_tb.i_esc_receiver.PingRespCheck_A 00977648020
prim_esc_tb.i_esc_receiver.RespPKnownO_A 009776516700
prim_esc_tb.i_esc_receiver.SigIntCheck0_A 0097764000
prim_esc_tb.i_esc_receiver.SigIntCheck1_A 0097764000
prim_esc_tb.i_esc_receiver.SigIntCheck2_A 0097764000
prim_esc_tb.i_esc_sender.DiffEncCheck_A 009776516700
prim_esc_tb.i_esc_sender.EscCheck_A 00977629900
prim_esc_tb.i_esc_sender.EscPKnownO_A 009776516700
prim_esc_tb.i_esc_sender.EscPingCheck_A 0097762000
prim_esc_tb.i_esc_sender.IntegFailKnownO_A 009776516700
prim_esc_tb.i_esc_sender.PingOkKnownO_A 009776516700
prim_esc_tb.i_esc_sender.SigIntBackCheck_A 0097766000
prim_esc_tb.i_esc_sender.SigIntCheck0_A 0097764000
prim_esc_tb.i_esc_sender.SigIntCheck3_A 0097762000
prim_esc_tb.i_esc_sender.StateEscRespHiBackCheck_A 00977619000
prim_esc_tb.i_esc_sender.StateEscRespHiCheck_A 00977611600
prim_esc_tb.i_esc_sender.StateEscRespLoBackCheck_A 00977616900
prim_esc_tb.i_esc_sender.StateEscRespLoCheck_A 00977616300

Assertions Incomplete:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
prim_esc_tb.i_esc_receiver.EscRespCheck_A 009776271020
prim_esc_tb.i_esc_receiver.PingRespCheck_A 00977648020
prim_esc_tb.i_esc_sender.PingCheck_A 0097760020
prim_esc_tb.i_esc_sender.SigIntCheck1_A 0097760020
prim_esc_tb.i_esc_sender.SigIntCheck2_A 0097760020

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%