Assertions
dashboard | hierarchy | modlist | groups | tests | asserts

Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total2700
Category 02700


Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total2700
Severity 02700


Summary for Assertions
NUMBERPERCENT
Total Number27100.00
Uncovered414.81
Success2385.19
Failure00.00
Incomplete518.52
Without Attempts00.00


Detail Report for Assertions

Assertions Uncovered:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
prim_esc_tb.i_esc_receiver.EscCntWrap_A 0010036000
prim_esc_tb.i_esc_sender.PingCheck_A 00100360020
prim_esc_tb.i_esc_sender.SigIntCheck1_A 00100360020
prim_esc_tb.i_esc_sender.SigIntCheck2_A 00100360020

Assertions Success:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
prim_esc_tb.i_esc_receiver.DiffEncCheck_A 0010036519100
prim_esc_tb.i_esc_receiver.EscCntEsc_A 00100362000
prim_esc_tb.i_esc_receiver.EscEnCheck_A 001003633700
prim_esc_tb.i_esc_receiver.EscEnKnownO_A 0010036529100
prim_esc_tb.i_esc_receiver.EscRespCheck_A 0010036357020
prim_esc_tb.i_esc_receiver.PingRespCheck_A 001003649020
prim_esc_tb.i_esc_receiver.RespPKnownO_A 0010036529100
prim_esc_tb.i_esc_receiver.SigIntCheck0_A 00100364000
prim_esc_tb.i_esc_receiver.SigIntCheck1_A 00100364000
prim_esc_tb.i_esc_receiver.SigIntCheck2_A 00100364000
prim_esc_tb.i_esc_sender.DiffEncCheck_A 0010036529100
prim_esc_tb.i_esc_sender.EscCheck_A 001003639200
prim_esc_tb.i_esc_sender.EscPKnownO_A 0010036529100
prim_esc_tb.i_esc_sender.EscPingCheck_A 00100363200
prim_esc_tb.i_esc_sender.IntegFailKnownO_A 0010036529100
prim_esc_tb.i_esc_sender.PingOkKnownO_A 0010036529100
prim_esc_tb.i_esc_sender.SigIntBackCheck_A 00100369800
prim_esc_tb.i_esc_sender.SigIntCheck0_A 00100364300
prim_esc_tb.i_esc_sender.SigIntCheck3_A 00100365500
prim_esc_tb.i_esc_sender.StateEscRespHiBackCheck_A 001003623500
prim_esc_tb.i_esc_sender.StateEscRespHiCheck_A 001003615900
prim_esc_tb.i_esc_sender.StateEscRespLoBackCheck_A 001003619400
prim_esc_tb.i_esc_sender.StateEscRespLoCheck_A 001003619000

Assertions Incomplete:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
prim_esc_tb.i_esc_receiver.EscRespCheck_A 0010036357020
prim_esc_tb.i_esc_receiver.PingRespCheck_A 001003649020
prim_esc_tb.i_esc_sender.PingCheck_A 00100360020
prim_esc_tb.i_esc_sender.SigIntCheck1_A 00100360020
prim_esc_tb.i_esc_sender.SigIntCheck2_A 00100360020

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%