Unified Coverage Report :: Module :: tlul_cmd_intg_chk

Module : tlul_cmd_intg_chk

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_10_11/rom_ctrl_32kB-sim-vcs/default/sim-vcs/../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_cmd_intg_chk.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_tl_adapter_rom.gen_cmd_intg_check.u_cmd_intg_chk	100.00	100.00					100.00
tb.dut.u_reg_regs.u_chk	100.00	100.00					100.00

---

Module Instance : tb.dut.u_tl_adapter_rom.gen_cmd_intg_check.u_cmd_intg_chk

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00		100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
91.80	97.22	80.31			89.66	100.00	u_tl_adapter_rom

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_chk	100.00			100.00
u_tlul_data_integ_dec	100.00	100.00		100.00

---

Module Instance : tb.dut.u_reg_regs.u_chk

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00		100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00	100.00	u_reg_regs

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_chk	100.00			100.00
u_tlul_data_integ_dec	100.00	100.00		100.00

Line Coverage for Module : tlul_cmd_intg_chk

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	22	1	1	100.00
CONT_ASSIGN	44	0	0
CONT_ASSIGN	49	1	1	100.00

21                        tl_h2d_cmd_intg_t cmd;
22         1/1            assign cmd = extract_h2d_cmd_intg(tl_i);
           Tests:       T1 T2 T3 
23                      
24                        prim_secded_inv_64_57_dec u_chk (
25                          .data_i({tl_i.a_user.cmd_intg, H2DCmdMaxWidth'(cmd)}),
26                          .data_o(),
27                          .syndrome_o(),
28                          .err_o(err)
29                        );
30                      
31                        tlul_data_integ_dec u_tlul_data_integ_dec (
32                          .data_intg_i({tl_i.a_user.data_intg, DataMaxWidth'(tl_i.a_data)}),
33                          .data_err_o(data_err)
34                        );
35                      
36                        // error output is transactional, it is up to the instantiating module
37                        // to determine if a permanent latch is feasible
38                        // [LOWRISC] err and data_err is unknown when a_valid is low, so we can't cover
39                        // the condition coverage - (|err | (|data_err)) == 0/1, when a_valid = 0, which is
40                        // fine as driving unknown is better. `err_o` is used as a condition in other places,
41                        // which needs to be covered with 0 and 1, so it's OK to disable the entire coverage.
42                        //VCS coverage off
43                        // pragma coverage off
44         unreachable    assign err_o = tl_i.a_valid & (|err | (|data_err));
45                        //VCS coverage on
46                        // pragma coverage on
47                      
48                        logic unused_tl;
49         1/1            assign unused_tl = |tl_i;
           Tests:       T1 T2 T3 

---

Assert Coverage for Module : tlul_cmd_intg_chk

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
PayLoadWidthCheck	759	759	0	0

PayLoadWidthCheck

Name	Attempts	Real Successes	Failures	Incomplete
Total	759	759	0	0
T1	2	2	0	0
T2	2	2	0	0
T3	2	2	0	0
T4	2	2	0	0
T5	2	2	0	0
T6	2	2	0	0
T7	2	2	0	0
T8	2	2	0	0
T9	2	2	0	0
T10	2	2	0	0

Line Coverage for Instance : tb.dut.u_tl_adapter_rom.gen_cmd_intg_check.u_cmd_intg_chk

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	22	1	1	100.00
CONT_ASSIGN	44	0	0
CONT_ASSIGN	49	1	1	100.00

21                        tl_h2d_cmd_intg_t cmd;
22         1/1            assign cmd = extract_h2d_cmd_intg(tl_i);
           Tests:       T1 T2 T3 
23                      
24                        prim_secded_inv_64_57_dec u_chk (
25                          .data_i({tl_i.a_user.cmd_intg, H2DCmdMaxWidth'(cmd)}),
26                          .data_o(),
27                          .syndrome_o(),
28                          .err_o(err)
29                        );
30                      
31                        tlul_data_integ_dec u_tlul_data_integ_dec (
32                          .data_intg_i({tl_i.a_user.data_intg, DataMaxWidth'(tl_i.a_data)}),
33                          .data_err_o(data_err)
34                        );
35                      
36                        // error output is transactional, it is up to the instantiating module
37                        // to determine if a permanent latch is feasible
38                        // [LOWRISC] err and data_err is unknown when a_valid is low, so we can't cover
39                        // the condition coverage - (|err | (|data_err)) == 0/1, when a_valid = 0, which is
40                        // fine as driving unknown is better. `err_o` is used as a condition in other places,
41                        // which needs to be covered with 0 and 1, so it's OK to disable the entire coverage.
42                        //VCS coverage off
43                        // pragma coverage off
44         unreachable    assign err_o = tl_i.a_valid & (|err | (|data_err));
45                        //VCS coverage on
46                        // pragma coverage on
47                      
48                        logic unused_tl;
49         1/1            assign unused_tl = |tl_i;
           Tests:       T1 T2 T3 

---

Assert Coverage for Instance : tb.dut.u_tl_adapter_rom.gen_cmd_intg_check.u_cmd_intg_chk

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
PayLoadWidthCheck	307	307	0	0

PayLoadWidthCheck

Name	Attempts	Real Successes	Failures	Incomplete
Total	307	307	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg_regs.u_chk

	Line No.	Total	Covered	Percent
TOTAL		2	2	100.00
CONT_ASSIGN	22	1	1	100.00
CONT_ASSIGN	44	0	0
CONT_ASSIGN	49	1	1	100.00

21                        tl_h2d_cmd_intg_t cmd;
22         1/1            assign cmd = extract_h2d_cmd_intg(tl_i);
           Tests:       T1 T2 T3 
23                      
24                        prim_secded_inv_64_57_dec u_chk (
25                          .data_i({tl_i.a_user.cmd_intg, H2DCmdMaxWidth'(cmd)}),
26                          .data_o(),
27                          .syndrome_o(),
28                          .err_o(err)
29                        );
30                      
31                        tlul_data_integ_dec u_tlul_data_integ_dec (
32                          .data_intg_i({tl_i.a_user.data_intg, DataMaxWidth'(tl_i.a_data)}),
33                          .data_err_o(data_err)
34                        );
35                      
36                        // error output is transactional, it is up to the instantiating module
37                        // to determine if a permanent latch is feasible
38                        // [LOWRISC] err and data_err is unknown when a_valid is low, so we can't cover
39                        // the condition coverage - (|err | (|data_err)) == 0/1, when a_valid = 0, which is
40                        // fine as driving unknown is better. `err_o` is used as a condition in other places,
41                        // which needs to be covered with 0 and 1, so it's OK to disable the entire coverage.
42                        //VCS coverage off
43                        // pragma coverage off
44         unreachable    assign err_o = tl_i.a_valid & (|err | (|data_err));
45                        //VCS coverage on
46                        // pragma coverage on
47                      
48                        logic unused_tl;
49         1/1            assign unused_tl = |tl_i;
           Tests:       T1 T2 T3 

---

Assert Coverage for Instance : tb.dut.u_reg_regs.u_chk

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
PayLoadWidthCheck	452	452	0	0

PayLoadWidthCheck

Name	Attempts	Real Successes	Failures	Incomplete
Total	452	452	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0