ASSERT | PROPERTIES | SEQUENCES | |
Total | 905 | 0 | 28 |
Category 0 | 905 | 0 | 28 |
ASSERT | PROPERTIES | SEQUENCES | |
Total | 905 | 0 | 28 |
Severity 0 | 905 | 0 | 28 |
NUMBER | PERCENT | |
Total Number | 905 | 100.00 |
Uncovered | 7 | 0.77 |
Success | 898 | 99.23 |
Failure | 0 | 0.00 |
Incomplete | 2 | 0.22 |
Without Attempts | 0 | 0.00 |
NUMBER | PERCENT | |
Total Number | 28 | 100.00 |
Uncovered | 14 | 50.00 |
All Matches | 14 | 50.00 |
First Matches | 14 | 50.00 |
ASSERTIONS | CATEGORY | SEVERITY | ATTEMPTS | REAL SUCCESSES | FAILURES | INCOMPLETE | SRC |
tb.dut.FpvSecCmRomTlLcGateFsm_A | 0 | 0 | 26711344 | 0 | 0 | 0 | |
tb.dut.FpvSecCmSbaTlLcGateFsm_A | 0 | 0 | 26711344 | 0 | 0 | 0 | |
tb.dut.dap.i_dmi_cdc.i_cdc_req.u_prim_sync_reqack.SyncReqAckHoldReq | 0 | 0 | 17620474 | 0 | 0 | 0 | |
tb.dut.dap.i_dmi_cdc.i_cdc_resp.u_prim_sync_reqack.SyncReqAckHoldReq | 0 | 0 | 51817534 | 0 | 0 | 0 | |
tb.dut.rv_dm_regs_csr_assert.TlulOOBAddrErr_A | 0 | 0 | 51817534 | 0 | 0 | 0 | |
tb.dut.u_tlul_lc_gate_rom.OutStandingOvfl_A | 0 | 0 | 26711344 | 0 | 0 | 0 | |
tb.dut.u_tlul_lc_gate_sba.OutStandingOvfl_A | 0 | 0 | 26711344 | 0 | 0 | 0 |
ASSERTIONS | CATEGORY | SEVERITY | ATTEMPTS | REAL SUCCESSES | FAILURES | INCOMPLETE | SRC |
tb.dut.u_lc_en_sync.gen_flops.OutputDelay_A | 0 | 0 | 26711344 | 26668292 | 0 | 498 | |
tb.dut.u_pm_en_sync.gen_flops.OutputDelay_A | 0 | 0 | 26711344 | 26668292 | 0 | 498 |
0% | 10% | 20% | 30% | 40% | 50% | 60% | 70% | 80% | 90% | 100% |