Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
79.06 93.76 79.12 87.53 74.36 82.50 98.52 37.64


Total tests in report: 303
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
53.08 53.08 80.92 80.92 46.15 46.15 39.74 39.74 55.13 55.13 58.67 58.67 90.71 90.71 0.27 0.27 /workspace/coverage/default/0.rv_dm_tap_fsm.2014672375
59.69 6.60 83.79 2.87 55.22 9.07 64.40 24.66 56.41 1.28 63.83 5.17 91.97 1.27 2.18 1.91 /workspace/coverage/default/1.rv_dm_abstractcmd_status.1015109043
65.25 5.56 87.36 3.58 60.85 5.63 75.10 10.70 66.67 10.26 70.50 6.67 93.45 1.48 2.82 0.64 /workspace/coverage/default/16.rv_dm_autoincr_sba_tl_access.3184393572
69.97 4.72 87.66 0.30 65.66 4.81 78.56 3.46 66.67 0.00 72.17 1.67 94.51 1.06 24.55 21.73 /workspace/coverage/cover_reg_top/7.rv_dm_csr_mem_rw_with_rand_reset.2311895941
72.14 2.17 89.58 1.91 70.05 4.40 82.54 3.98 66.67 0.00 74.33 2.17 95.88 1.37 25.91 1.36 /workspace/coverage/default/18.rv_dm_alert_test.448984311
74.14 2.01 91.99 2.42 73.35 3.30 83.19 0.64 70.51 3.85 78.17 3.83 95.88 0.00 25.91 0.00 /workspace/coverage/default/44.rv_dm_stress_all.1667341702
75.11 0.96 91.99 0.00 74.18 0.82 83.19 0.00 70.51 0.00 78.17 0.00 95.88 0.00 31.82 5.91 /workspace/coverage/cover_reg_top/20.rv_dm_tap_fsm_rand_reset.3325242940
75.93 0.82 92.20 0.20 74.59 0.41 84.15 0.97 74.36 3.85 78.50 0.33 95.88 0.00 31.82 0.00 /workspace/coverage/default/0.rv_dm_jtag_dmi_debug_disabled.410256546
76.64 0.71 92.25 0.05 75.69 1.10 84.79 0.64 74.36 0.00 78.67 0.17 95.88 0.00 34.82 3.00 /workspace/coverage/cover_reg_top/15.rv_dm_tl_intg_err.2818316899
77.13 0.50 92.25 0.00 76.79 1.10 86.89 2.09 74.36 0.00 78.67 0.00 95.99 0.11 35.00 0.18 /workspace/coverage/default/3.rv_dm_sec_cm.3158549141
77.49 0.36 92.85 0.60 77.20 0.41 87.17 0.28 74.36 0.00 79.50 0.83 95.99 0.00 35.36 0.36 /workspace/coverage/default/0.rv_dm_ndmreset_req.2679988221
77.75 0.26 93.25 0.40 77.61 0.41 87.17 0.00 74.36 0.00 80.50 1.00 95.99 0.00 35.36 0.00 /workspace/coverage/default/0.rv_dm_cmderr_not_supported.226603805
77.92 0.17 93.25 0.00 77.75 0.14 87.17 0.00 74.36 0.00 80.50 0.00 97.04 1.06 35.36 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_csr_rw.3460845509
78.07 0.15 93.35 0.10 78.02 0.27 87.17 0.00 74.36 0.00 81.17 0.67 97.04 0.00 35.36 0.00 /workspace/coverage/default/0.rv_dm_progbuf_read_write_execute.3906646707
78.19 0.12 93.45 0.10 78.16 0.14 87.29 0.12 74.36 0.00 81.67 0.50 97.04 0.00 35.36 0.00 /workspace/coverage/default/1.rv_dm_rom_read_access.1710743811
78.31 0.12 93.45 0.00 78.16 0.00 87.29 0.00 74.36 0.00 81.67 0.00 97.89 0.84 35.36 0.00 /workspace/coverage/cover_reg_top/4.rv_dm_csr_hw_reset.3184794740
78.43 0.12 93.45 0.00 78.16 0.00 87.29 0.00 74.36 0.00 81.67 0.00 97.89 0.00 36.18 0.82 /workspace/coverage/cover_reg_top/13.rv_dm_tap_fsm_rand_reset.768692678
78.54 0.11 93.66 0.20 78.16 0.00 87.37 0.08 74.36 0.00 82.17 0.50 97.89 0.00 36.18 0.00 /workspace/coverage/default/1.rv_dm_cmderr_exception.2637511297
78.65 0.11 93.71 0.05 78.71 0.55 87.37 0.00 74.36 0.00 82.33 0.17 97.89 0.00 36.18 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_hw_reset.717356578
78.74 0.09 93.71 0.00 78.71 0.00 87.37 0.00 74.36 0.00 82.33 0.00 97.89 0.00 36.82 0.64 /workspace/coverage/cover_reg_top/0.rv_dm_tl_intg_err.3802342898
78.81 0.07 93.76 0.05 78.98 0.27 87.37 0.00 74.36 0.00 82.50 0.17 97.89 0.00 36.82 0.00 /workspace/coverage/default/0.rv_dm_progbuf_busy.3368106287
78.87 0.06 93.76 0.00 78.98 0.00 87.37 0.00 74.36 0.00 82.50 0.00 98.20 0.32 36.91 0.09 /workspace/coverage/cover_reg_top/10.rv_dm_same_csr_outstanding.2525184696
78.92 0.05 93.76 0.00 78.98 0.00 87.45 0.08 74.36 0.00 82.50 0.00 98.20 0.00 37.18 0.27 /workspace/coverage/cover_reg_top/7.rv_dm_tl_intg_err.1096918533
78.95 0.03 93.76 0.00 78.98 0.00 87.49 0.04 74.36 0.00 82.50 0.00 98.31 0.11 37.27 0.09 /workspace/coverage/default/10.rv_dm_alert_test.3435957734
78.98 0.03 93.76 0.00 78.98 0.00 87.49 0.00 74.36 0.00 82.50 0.00 98.52 0.21 37.27 0.00 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_hw_reset.376694952
79.01 0.03 93.76 0.00 78.98 0.00 87.49 0.00 74.36 0.00 82.50 0.00 98.52 0.00 37.45 0.18 /workspace/coverage/cover_reg_top/2.rv_dm_tl_intg_err.3729018898
79.03 0.02 93.76 0.00 79.12 0.14 87.49 0.00 74.36 0.00 82.50 0.00 98.52 0.00 37.45 0.00 /workspace/coverage/default/0.rv_dm_cmderr_halt_resume.1473553021
79.04 0.01 93.76 0.00 79.12 0.00 87.49 0.00 74.36 0.00 82.50 0.00 98.52 0.00 37.55 0.09 /workspace/coverage/cover_reg_top/1.rv_dm_tl_intg_err.1598921533
79.05 0.01 93.76 0.00 79.12 0.00 87.49 0.00 74.36 0.00 82.50 0.00 98.52 0.00 37.64 0.09 /workspace/coverage/cover_reg_top/14.rv_dm_tl_errors.2715608892
79.06 0.01 93.76 0.00 79.12 0.00 87.53 0.04 74.36 0.00 82.50 0.00 98.52 0.00 37.64 0.00 /workspace/coverage/default/0.rv_dm_cmderr_exception.559499656

Tests that do not contribute to grading

Name
/workspace/coverage/cover_reg_top/0.rv_dm_csr_aliasing.136917684
/workspace/coverage/cover_reg_top/0.rv_dm_csr_bit_bash.3063813994
/workspace/coverage/cover_reg_top/0.rv_dm_csr_hw_reset.3909888899
/workspace/coverage/cover_reg_top/0.rv_dm_csr_mem_rw_with_rand_reset.1377333167
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_aliasing.2210185338
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_bit_bash.1726150125
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_hw_reset.3837912282
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_rw.1033989766
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_aliasing.3591087707
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_bit_bash.2380370706
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_rw.918774033
/workspace/coverage/cover_reg_top/0.rv_dm_mem_partial_access.4012923942
/workspace/coverage/cover_reg_top/0.rv_dm_mem_walk.3762445557
/workspace/coverage/cover_reg_top/0.rv_dm_same_csr_outstanding.3197239134
/workspace/coverage/cover_reg_top/0.rv_dm_tap_fsm_rand_reset.785393976
/workspace/coverage/cover_reg_top/0.rv_dm_tl_errors.2094742913
/workspace/coverage/cover_reg_top/1.rv_dm_csr_aliasing.3605045784
/workspace/coverage/cover_reg_top/1.rv_dm_csr_bit_bash.4143815536
/workspace/coverage/cover_reg_top/1.rv_dm_csr_hw_reset.3546474708
/workspace/coverage/cover_reg_top/1.rv_dm_csr_mem_rw_with_rand_reset.3989404996
/workspace/coverage/cover_reg_top/1.rv_dm_csr_rw.2127526591
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_aliasing.2133735100
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_bit_bash.4276921542
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_rw.2051498964
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_aliasing.1653184214
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_bit_bash.1796713053
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_hw_reset.2789780718
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_rw.2709517360
/workspace/coverage/cover_reg_top/1.rv_dm_mem_partial_access.2080025673
/workspace/coverage/cover_reg_top/1.rv_dm_mem_walk.723939935
/workspace/coverage/cover_reg_top/1.rv_dm_same_csr_outstanding.170553115
/workspace/coverage/cover_reg_top/1.rv_dm_tl_errors.697654987
/workspace/coverage/cover_reg_top/10.rv_dm_csr_mem_rw_with_rand_reset.397912545
/workspace/coverage/cover_reg_top/10.rv_dm_csr_rw.4007360405
/workspace/coverage/cover_reg_top/10.rv_dm_jtag_dmi_csr_rw.518197198
/workspace/coverage/cover_reg_top/10.rv_dm_jtag_dtm_csr_rw.3466321237
/workspace/coverage/cover_reg_top/10.rv_dm_tap_fsm_rand_reset.2937666331
/workspace/coverage/cover_reg_top/10.rv_dm_tl_errors.1443358759
/workspace/coverage/cover_reg_top/10.rv_dm_tl_intg_err.4224449494
/workspace/coverage/cover_reg_top/11.rv_dm_csr_mem_rw_with_rand_reset.2533359174
/workspace/coverage/cover_reg_top/11.rv_dm_csr_rw.784578998
/workspace/coverage/cover_reg_top/11.rv_dm_jtag_dmi_csr_rw.1418686570
/workspace/coverage/cover_reg_top/11.rv_dm_jtag_dtm_csr_rw.1682115364
/workspace/coverage/cover_reg_top/11.rv_dm_same_csr_outstanding.4082717611
/workspace/coverage/cover_reg_top/11.rv_dm_tl_errors.367816101
/workspace/coverage/cover_reg_top/11.rv_dm_tl_intg_err.3669995081
/workspace/coverage/cover_reg_top/12.rv_dm_csr_mem_rw_with_rand_reset.3270988182
/workspace/coverage/cover_reg_top/12.rv_dm_csr_rw.2626412013
/workspace/coverage/cover_reg_top/12.rv_dm_jtag_dmi_csr_rw.4099408664
/workspace/coverage/cover_reg_top/12.rv_dm_jtag_dtm_csr_rw.1688709213
/workspace/coverage/cover_reg_top/12.rv_dm_same_csr_outstanding.1071373486
/workspace/coverage/cover_reg_top/12.rv_dm_tap_fsm_rand_reset.1860586892
/workspace/coverage/cover_reg_top/12.rv_dm_tl_errors.1649251622
/workspace/coverage/cover_reg_top/12.rv_dm_tl_intg_err.565802534
/workspace/coverage/cover_reg_top/13.rv_dm_csr_mem_rw_with_rand_reset.2034709728
/workspace/coverage/cover_reg_top/13.rv_dm_csr_rw.2936853385
/workspace/coverage/cover_reg_top/13.rv_dm_jtag_dmi_csr_rw.3484787540
/workspace/coverage/cover_reg_top/13.rv_dm_jtag_dtm_csr_rw.3198015073
/workspace/coverage/cover_reg_top/13.rv_dm_same_csr_outstanding.765742086
/workspace/coverage/cover_reg_top/13.rv_dm_tl_errors.3932430545
/workspace/coverage/cover_reg_top/13.rv_dm_tl_intg_err.779726982
/workspace/coverage/cover_reg_top/14.rv_dm_csr_mem_rw_with_rand_reset.3417658877
/workspace/coverage/cover_reg_top/14.rv_dm_csr_rw.2058633004
/workspace/coverage/cover_reg_top/14.rv_dm_jtag_dmi_csr_rw.2644424745
/workspace/coverage/cover_reg_top/14.rv_dm_jtag_dtm_csr_rw.4140875826
/workspace/coverage/cover_reg_top/14.rv_dm_same_csr_outstanding.3085420159
/workspace/coverage/cover_reg_top/14.rv_dm_tl_intg_err.3706049650
/workspace/coverage/cover_reg_top/15.rv_dm_csr_mem_rw_with_rand_reset.2240928213
/workspace/coverage/cover_reg_top/15.rv_dm_csr_rw.1357678226
/workspace/coverage/cover_reg_top/15.rv_dm_jtag_dmi_csr_rw.3842690046
/workspace/coverage/cover_reg_top/15.rv_dm_jtag_dtm_csr_rw.2350208751
/workspace/coverage/cover_reg_top/15.rv_dm_same_csr_outstanding.1679578138
/workspace/coverage/cover_reg_top/15.rv_dm_tl_errors.2074769824
/workspace/coverage/cover_reg_top/16.rv_dm_csr_mem_rw_with_rand_reset.2236006338
/workspace/coverage/cover_reg_top/16.rv_dm_csr_rw.826597984
/workspace/coverage/cover_reg_top/16.rv_dm_jtag_dmi_csr_rw.1822930777
/workspace/coverage/cover_reg_top/16.rv_dm_jtag_dtm_csr_rw.1213199609
/workspace/coverage/cover_reg_top/16.rv_dm_same_csr_outstanding.1146839543
/workspace/coverage/cover_reg_top/16.rv_dm_tl_errors.3396302229
/workspace/coverage/cover_reg_top/16.rv_dm_tl_intg_err.1269468554
/workspace/coverage/cover_reg_top/17.rv_dm_csr_mem_rw_with_rand_reset.2583955617
/workspace/coverage/cover_reg_top/17.rv_dm_csr_rw.2649273121
/workspace/coverage/cover_reg_top/17.rv_dm_jtag_dmi_csr_rw.3185956093
/workspace/coverage/cover_reg_top/17.rv_dm_jtag_dtm_csr_rw.789029060
/workspace/coverage/cover_reg_top/17.rv_dm_same_csr_outstanding.1737512013
/workspace/coverage/cover_reg_top/17.rv_dm_tl_errors.3308567109
/workspace/coverage/cover_reg_top/17.rv_dm_tl_intg_err.3914856551
/workspace/coverage/cover_reg_top/18.rv_dm_csr_mem_rw_with_rand_reset.1377940395
/workspace/coverage/cover_reg_top/18.rv_dm_csr_rw.4257485730
/workspace/coverage/cover_reg_top/18.rv_dm_jtag_dmi_csr_rw.2339531074
/workspace/coverage/cover_reg_top/18.rv_dm_jtag_dtm_csr_rw.3595665125
/workspace/coverage/cover_reg_top/18.rv_dm_same_csr_outstanding.4211942025
/workspace/coverage/cover_reg_top/18.rv_dm_tl_errors.2421929187
/workspace/coverage/cover_reg_top/18.rv_dm_tl_intg_err.3612533289
/workspace/coverage/cover_reg_top/19.rv_dm_csr_mem_rw_with_rand_reset.2726586565
/workspace/coverage/cover_reg_top/19.rv_dm_csr_rw.3996173480
/workspace/coverage/cover_reg_top/19.rv_dm_jtag_dmi_csr_rw.492005895
/workspace/coverage/cover_reg_top/19.rv_dm_jtag_dtm_csr_rw.1734944955
/workspace/coverage/cover_reg_top/19.rv_dm_same_csr_outstanding.2192425353
/workspace/coverage/cover_reg_top/19.rv_dm_tl_errors.3847239970
/workspace/coverage/cover_reg_top/19.rv_dm_tl_intg_err.985230159
/workspace/coverage/cover_reg_top/2.rv_dm_csr_aliasing.558777381
/workspace/coverage/cover_reg_top/2.rv_dm_csr_hw_reset.4169953309
/workspace/coverage/cover_reg_top/2.rv_dm_csr_mem_rw_with_rand_reset.4148086515
/workspace/coverage/cover_reg_top/2.rv_dm_csr_rw.1186944681
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_aliasing.882520535
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_bit_bash.2509087187
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_hw_reset.3888528983
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_rw.661624593
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_aliasing.2109192477
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_bit_bash.4181765797
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_hw_reset.105853344
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_rw.3459896206
/workspace/coverage/cover_reg_top/2.rv_dm_mem_partial_access.29476987
/workspace/coverage/cover_reg_top/2.rv_dm_mem_walk.3901851441
/workspace/coverage/cover_reg_top/2.rv_dm_same_csr_outstanding.1893478889
/workspace/coverage/cover_reg_top/2.rv_dm_tl_errors.2663435824
/workspace/coverage/cover_reg_top/22.rv_dm_tap_fsm_rand_reset.1514107081
/workspace/coverage/cover_reg_top/23.rv_dm_tap_fsm_rand_reset.2532880767
/workspace/coverage/cover_reg_top/3.rv_dm_csr_aliasing.950591516
/workspace/coverage/cover_reg_top/3.rv_dm_csr_bit_bash.2073090787
/workspace/coverage/cover_reg_top/3.rv_dm_csr_hw_reset.2287795357
/workspace/coverage/cover_reg_top/3.rv_dm_csr_mem_rw_with_rand_reset.1912447729
/workspace/coverage/cover_reg_top/3.rv_dm_csr_rw.2973062781
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_aliasing.3835153235
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_bit_bash.518478932
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_hw_reset.3900854469
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_rw.3745094169
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_aliasing.2891374467
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_bit_bash.636948471
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_hw_reset.2292081352
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_rw.898827983
/workspace/coverage/cover_reg_top/3.rv_dm_mem_partial_access.1108157241
/workspace/coverage/cover_reg_top/3.rv_dm_mem_walk.1050635527
/workspace/coverage/cover_reg_top/3.rv_dm_same_csr_outstanding.2116991542
/workspace/coverage/cover_reg_top/3.rv_dm_tl_errors.2501139004
/workspace/coverage/cover_reg_top/3.rv_dm_tl_intg_err.3559622608
/workspace/coverage/cover_reg_top/30.rv_dm_tap_fsm_rand_reset.2664693782
/workspace/coverage/cover_reg_top/32.rv_dm_tap_fsm_rand_reset.474724958
/workspace/coverage/cover_reg_top/35.rv_dm_tap_fsm_rand_reset.2294626123
/workspace/coverage/cover_reg_top/4.rv_dm_csr_aliasing.273547353
/workspace/coverage/cover_reg_top/4.rv_dm_csr_bit_bash.234225253
/workspace/coverage/cover_reg_top/4.rv_dm_csr_mem_rw_with_rand_reset.2391412947
/workspace/coverage/cover_reg_top/4.rv_dm_csr_rw.4228597434
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_aliasing.1488658256
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_bit_bash.2064841435
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_hw_reset.2722059679
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_rw.3956508806
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_aliasing.3577525059
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_bit_bash.2635911833
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_hw_reset.3293767418
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_rw.4034332010
/workspace/coverage/cover_reg_top/4.rv_dm_mem_partial_access.1454995021
/workspace/coverage/cover_reg_top/4.rv_dm_mem_walk.1075238576
/workspace/coverage/cover_reg_top/4.rv_dm_same_csr_outstanding.3177889613
/workspace/coverage/cover_reg_top/4.rv_dm_tl_errors.1749353957
/workspace/coverage/cover_reg_top/4.rv_dm_tl_intg_err.1594799220
/workspace/coverage/cover_reg_top/5.rv_dm_csr_mem_rw_with_rand_reset.2446609218
/workspace/coverage/cover_reg_top/5.rv_dm_csr_rw.1836000194
/workspace/coverage/cover_reg_top/5.rv_dm_jtag_dmi_csr_rw.3984299607
/workspace/coverage/cover_reg_top/5.rv_dm_jtag_dtm_csr_rw.3138905635
/workspace/coverage/cover_reg_top/5.rv_dm_same_csr_outstanding.3887331215
/workspace/coverage/cover_reg_top/5.rv_dm_tl_errors.201076011
/workspace/coverage/cover_reg_top/5.rv_dm_tl_intg_err.2884622599
/workspace/coverage/cover_reg_top/6.rv_dm_csr_mem_rw_with_rand_reset.1506522035
/workspace/coverage/cover_reg_top/6.rv_dm_csr_rw.3723743237
/workspace/coverage/cover_reg_top/6.rv_dm_jtag_dmi_csr_rw.2389879317
/workspace/coverage/cover_reg_top/6.rv_dm_jtag_dtm_csr_rw.702373294
/workspace/coverage/cover_reg_top/6.rv_dm_same_csr_outstanding.2065263177
/workspace/coverage/cover_reg_top/6.rv_dm_tap_fsm_rand_reset.3614983532
/workspace/coverage/cover_reg_top/6.rv_dm_tl_errors.703903598
/workspace/coverage/cover_reg_top/6.rv_dm_tl_intg_err.2761822762
/workspace/coverage/cover_reg_top/7.rv_dm_csr_rw.2048335064
/workspace/coverage/cover_reg_top/7.rv_dm_jtag_dmi_csr_rw.1527721596
/workspace/coverage/cover_reg_top/7.rv_dm_jtag_dtm_csr_rw.2374740565
/workspace/coverage/cover_reg_top/7.rv_dm_same_csr_outstanding.1034995699
/workspace/coverage/cover_reg_top/7.rv_dm_tap_fsm_rand_reset.1397817831
/workspace/coverage/cover_reg_top/7.rv_dm_tl_errors.3131526090
/workspace/coverage/cover_reg_top/8.rv_dm_csr_mem_rw_with_rand_reset.3549232788
/workspace/coverage/cover_reg_top/8.rv_dm_csr_rw.1890240824
/workspace/coverage/cover_reg_top/8.rv_dm_jtag_dmi_csr_rw.1748130966
/workspace/coverage/cover_reg_top/8.rv_dm_jtag_dtm_csr_rw.2987746172
/workspace/coverage/cover_reg_top/8.rv_dm_same_csr_outstanding.2280045771
/workspace/coverage/cover_reg_top/8.rv_dm_tl_errors.3343812936
/workspace/coverage/cover_reg_top/8.rv_dm_tl_intg_err.3676772964
/workspace/coverage/cover_reg_top/9.rv_dm_csr_mem_rw_with_rand_reset.481452596
/workspace/coverage/cover_reg_top/9.rv_dm_csr_rw.2584884857
/workspace/coverage/cover_reg_top/9.rv_dm_jtag_dmi_csr_rw.4206992162
/workspace/coverage/cover_reg_top/9.rv_dm_jtag_dtm_csr_rw.2378420190
/workspace/coverage/cover_reg_top/9.rv_dm_same_csr_outstanding.1308821200
/workspace/coverage/cover_reg_top/9.rv_dm_tl_errors.2832480898
/workspace/coverage/cover_reg_top/9.rv_dm_tl_intg_err.3293755935
/workspace/coverage/default/0.rv_dm_abstractcmd_status.3314533406
/workspace/coverage/default/0.rv_dm_alert_test.2750945888
/workspace/coverage/default/0.rv_dm_cmderr_busy.581999449
/workspace/coverage/default/0.rv_dm_dataaddr_rw_access.1182918398
/workspace/coverage/default/0.rv_dm_hart_unavail.3075893083
/workspace/coverage/default/0.rv_dm_jtag_dmi_dm_inactive.1429287576
/workspace/coverage/default/0.rv_dm_jtag_dtm_hard_reset.1804342751
/workspace/coverage/default/0.rv_dm_mem_tl_access_halted.1313687463
/workspace/coverage/default/0.rv_dm_mem_tl_access_resuming.2523888778
/workspace/coverage/default/0.rv_dm_rom_read_access.3372848574
/workspace/coverage/default/0.rv_dm_sec_cm.3083869600
/workspace/coverage/default/0.rv_dm_smoke.81136362
/workspace/coverage/default/1.rv_dm_alert_test.3723987003
/workspace/coverage/default/1.rv_dm_cmderr_busy.1928208455
/workspace/coverage/default/1.rv_dm_cmderr_halt_resume.647497390
/workspace/coverage/default/1.rv_dm_cmderr_not_supported.1848352994
/workspace/coverage/default/1.rv_dm_dataaddr_rw_access.2785195141
/workspace/coverage/default/1.rv_dm_hart_unavail.2709199824
/workspace/coverage/default/1.rv_dm_jtag_dmi_dm_inactive.4113824018
/workspace/coverage/default/1.rv_dm_jtag_dtm_hard_reset.3031468624
/workspace/coverage/default/1.rv_dm_mem_tl_access_halted.3828457498
/workspace/coverage/default/1.rv_dm_mem_tl_access_resuming.4136325795
/workspace/coverage/default/1.rv_dm_ndmreset_req.1419678553
/workspace/coverage/default/1.rv_dm_progbuf_busy.311146723
/workspace/coverage/default/1.rv_dm_progbuf_read_write_execute.3146537670
/workspace/coverage/default/1.rv_dm_sec_cm.939562080
/workspace/coverage/default/1.rv_dm_smoke.267936056
/workspace/coverage/default/11.rv_dm_alert_test.1534815634
/workspace/coverage/default/12.rv_dm_alert_test.2657018556
/workspace/coverage/default/12.rv_dm_delayed_resp_sba_tl_access.2579647825
/workspace/coverage/default/13.rv_dm_alert_test.2148844734
/workspace/coverage/default/14.rv_dm_alert_test.1495624646
/workspace/coverage/default/15.rv_dm_alert_test.2215379019
/workspace/coverage/default/16.rv_dm_alert_test.3434063832
/workspace/coverage/default/17.rv_dm_alert_test.173490554
/workspace/coverage/default/18.rv_dm_delayed_resp_sba_tl_access.465027169
/workspace/coverage/default/19.rv_dm_alert_test.3243166212
/workspace/coverage/default/2.rv_dm_alert_test.2369444914
/workspace/coverage/default/2.rv_dm_hart_unavail.4049691360
/workspace/coverage/default/2.rv_dm_sec_cm.4175186317
/workspace/coverage/default/20.rv_dm_alert_test.1814947773
/workspace/coverage/default/21.rv_dm_alert_test.2607225204
/workspace/coverage/default/22.rv_dm_alert_test.2985513438
/workspace/coverage/default/23.rv_dm_alert_test.1730261506
/workspace/coverage/default/24.rv_dm_alert_test.2876714767
/workspace/coverage/default/25.rv_dm_alert_test.3626202759
/workspace/coverage/default/26.rv_dm_alert_test.3888087311
/workspace/coverage/default/27.rv_dm_alert_test.2626438140
/workspace/coverage/default/28.rv_dm_alert_test.1082255610
/workspace/coverage/default/29.rv_dm_alert_test.3957365324
/workspace/coverage/default/3.rv_dm_alert_test.4062388358
/workspace/coverage/default/3.rv_dm_hart_unavail.1848931229
/workspace/coverage/default/30.rv_dm_alert_test.2147064335
/workspace/coverage/default/31.rv_dm_alert_test.1801040893
/workspace/coverage/default/32.rv_dm_alert_test.3181414806
/workspace/coverage/default/33.rv_dm_alert_test.3850833870
/workspace/coverage/default/34.rv_dm_alert_test.2879256614
/workspace/coverage/default/35.rv_dm_alert_test.207555600
/workspace/coverage/default/36.rv_dm_alert_test.3994873855
/workspace/coverage/default/37.rv_dm_alert_test.1706985711
/workspace/coverage/default/38.rv_dm_alert_test.2701021850
/workspace/coverage/default/39.rv_dm_alert_test.3296162125
/workspace/coverage/default/4.rv_dm_alert_test.2348213205
/workspace/coverage/default/4.rv_dm_hart_unavail.2631014491
/workspace/coverage/default/4.rv_dm_sec_cm.2003999512
/workspace/coverage/default/40.rv_dm_alert_test.1702191532
/workspace/coverage/default/41.rv_dm_alert_test.3795312168
/workspace/coverage/default/42.rv_dm_alert_test.505508220
/workspace/coverage/default/43.rv_dm_alert_test.2672227023
/workspace/coverage/default/44.rv_dm_alert_test.440981413
/workspace/coverage/default/45.rv_dm_alert_test.2720346058
/workspace/coverage/default/46.rv_dm_alert_test.3869962356
/workspace/coverage/default/47.rv_dm_alert_test.3991170094
/workspace/coverage/default/48.rv_dm_alert_test.3004669020
/workspace/coverage/default/49.rv_dm_alert_test.2347754191
/workspace/coverage/default/5.rv_dm_alert_test.3658656071
/workspace/coverage/default/6.rv_dm_alert_test.2368167160
/workspace/coverage/default/6.rv_dm_bad_sba_tl_access.3777265346
/workspace/coverage/default/7.rv_dm_alert_test.691178236
/workspace/coverage/default/8.rv_dm_alert_test.1277422020
/workspace/coverage/default/9.rv_dm_alert_test.1038847167



Total test records in report: 303
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspace/coverage/default/2.rv_dm_sec_cm.4175186317 May 07 03:22:20 PM PDT 24 May 07 03:22:23 PM PDT 24 302849247 ps
T2 /workspace/coverage/default/1.rv_dm_abstractcmd_status.1015109043 May 07 03:22:27 PM PDT 24 May 07 03:22:28 PM PDT 24 133137653 ps
T3 /workspace/coverage/default/0.rv_dm_tap_fsm.2014672375 May 07 03:22:07 PM PDT 24 May 07 03:22:13 PM PDT 24 3157875577 ps
T36 /workspace/coverage/default/18.rv_dm_alert_test.448984311 May 07 03:22:47 PM PDT 24 May 07 03:22:50 PM PDT 24 20585945 ps
T37 /workspace/coverage/default/6.rv_dm_alert_test.2368167160 May 07 03:22:39 PM PDT 24 May 07 03:22:41 PM PDT 24 26584811 ps
T26 /workspace/coverage/default/1.rv_dm_jtag_dmi_dm_inactive.4113824018 May 07 03:22:15 PM PDT 24 May 07 03:22:17 PM PDT 24 282088138 ps
T38 /workspace/coverage/default/33.rv_dm_alert_test.3850833870 May 07 03:22:45 PM PDT 24 May 07 03:22:48 PM PDT 24 65494531 ps
T4 /workspace/coverage/default/0.rv_dm_progbuf_read_write_execute.3906646707 May 07 03:22:14 PM PDT 24 May 07 03:22:16 PM PDT 24 173605844 ps
T5 /workspace/coverage/default/0.rv_dm_cmderr_busy.581999449 May 07 03:22:08 PM PDT 24 May 07 03:22:14 PM PDT 24 1030349646 ps
T43 /workspace/coverage/default/26.rv_dm_alert_test.3888087311 May 07 03:22:48 PM PDT 24 May 07 03:22:51 PM PDT 24 33509434 ps
T49 /workspace/coverage/default/2.rv_dm_alert_test.2369444914 May 07 03:22:20 PM PDT 24 May 07 03:22:22 PM PDT 24 19061811 ps
T50 /workspace/coverage/default/31.rv_dm_alert_test.1801040893 May 07 03:22:58 PM PDT 24 May 07 03:23:03 PM PDT 24 75068121 ps
T16 /workspace/coverage/default/1.rv_dm_progbuf_read_write_execute.3146537670 May 07 03:22:19 PM PDT 24 May 07 03:22:20 PM PDT 24 77716698 ps
T51 /workspace/coverage/default/10.rv_dm_alert_test.3435957734 May 07 03:22:42 PM PDT 24 May 07 03:22:44 PM PDT 24 69226611 ps
T66 /workspace/coverage/default/1.rv_dm_alert_test.3723987003 May 07 03:22:26 PM PDT 24 May 07 03:22:28 PM PDT 24 26301422 ps
T14 /workspace/coverage/default/1.rv_dm_rom_read_access.1710743811 May 07 03:22:38 PM PDT 24 May 07 03:22:40 PM PDT 24 57519926 ps
T67 /workspace/coverage/default/22.rv_dm_alert_test.2985513438 May 07 03:22:44 PM PDT 24 May 07 03:22:47 PM PDT 24 57568010 ps
T68 /workspace/coverage/default/38.rv_dm_alert_test.2701021850 May 07 03:22:49 PM PDT 24 May 07 03:22:53 PM PDT 24 29641518 ps
T11 /workspace/coverage/default/0.rv_dm_mem_tl_access_resuming.2523888778 May 07 03:22:12 PM PDT 24 May 07 03:22:14 PM PDT 24 148157276 ps
T10 /workspace/coverage/default/0.rv_dm_abstractcmd_status.3314533406 May 07 03:22:18 PM PDT 24 May 07 03:22:20 PM PDT 24 24258584 ps
T40 /workspace/coverage/default/12.rv_dm_alert_test.2657018556 May 07 03:22:33 PM PDT 24 May 07 03:22:34 PM PDT 24 72230504 ps
T41 /workspace/coverage/default/32.rv_dm_alert_test.3181414806 May 07 03:22:49 PM PDT 24 May 07 03:22:53 PM PDT 24 23579543 ps
T112 /workspace/coverage/default/19.rv_dm_alert_test.3243166212 May 07 03:22:48 PM PDT 24 May 07 03:22:51 PM PDT 24 35694767 ps
T22 /workspace/coverage/default/1.rv_dm_cmderr_exception.2637511297 May 07 03:22:16 PM PDT 24 May 07 03:22:18 PM PDT 24 112956382 ps
T113 /workspace/coverage/default/13.rv_dm_alert_test.2148844734 May 07 03:22:37 PM PDT 24 May 07 03:22:44 PM PDT 24 19217055 ps
T42 /workspace/coverage/default/45.rv_dm_alert_test.2720346058 May 07 03:22:51 PM PDT 24 May 07 03:22:54 PM PDT 24 173817972 ps
T32 /workspace/coverage/default/0.rv_dm_hart_unavail.3075893083 May 07 03:22:06 PM PDT 24 May 07 03:22:09 PM PDT 24 47327015 ps
T28 /workspace/coverage/default/12.rv_dm_delayed_resp_sba_tl_access.2579647825 May 07 03:22:40 PM PDT 24 May 07 03:22:49 PM PDT 24 4694528012 ps
T52 /workspace/coverage/default/0.rv_dm_mem_tl_access_halted.1313687463 May 07 03:22:13 PM PDT 24 May 07 03:22:15 PM PDT 24 364934369 ps
T69 /workspace/coverage/default/3.rv_dm_alert_test.4062388358 May 07 03:22:19 PM PDT 24 May 07 03:22:21 PM PDT 24 21184222 ps
T70 /workspace/coverage/default/16.rv_dm_alert_test.3434063832 May 07 03:22:40 PM PDT 24 May 07 03:22:42 PM PDT 24 23742500 ps
T20 /workspace/coverage/default/0.rv_dm_progbuf_busy.3368106287 May 07 03:22:15 PM PDT 24 May 07 03:22:18 PM PDT 24 161112756 ps
T39 /workspace/coverage/default/4.rv_dm_hart_unavail.2631014491 May 07 03:22:21 PM PDT 24 May 07 03:22:23 PM PDT 24 44668417 ps
T54 /workspace/coverage/default/43.rv_dm_alert_test.2672227023 May 07 03:22:48 PM PDT 24 May 07 03:22:52 PM PDT 24 39225884 ps
T29 /workspace/coverage/default/6.rv_dm_bad_sba_tl_access.3777265346 May 07 03:22:30 PM PDT 24 May 07 03:22:37 PM PDT 24 3052295743 ps
T71 /workspace/coverage/default/34.rv_dm_alert_test.2879256614 May 07 03:22:43 PM PDT 24 May 07 03:22:45 PM PDT 24 37422196 ps
T17 /workspace/coverage/default/0.rv_dm_ndmreset_req.2679988221 May 07 03:22:10 PM PDT 24 May 07 03:22:13 PM PDT 24 458165473 ps
T34 /workspace/coverage/default/3.rv_dm_sec_cm.3158549141 May 07 03:22:40 PM PDT 24 May 07 03:22:43 PM PDT 24 255704591 ps
T159 /workspace/coverage/default/5.rv_dm_alert_test.3658656071 May 07 03:22:20 PM PDT 24 May 07 03:22:22 PM PDT 24 23173203 ps
T119 /workspace/coverage/default/11.rv_dm_alert_test.1534815634 May 07 03:22:54 PM PDT 24 May 07 03:22:57 PM PDT 24 65590260 ps
T139 /workspace/coverage/default/47.rv_dm_alert_test.3991170094 May 07 03:22:50 PM PDT 24 May 07 03:22:54 PM PDT 24 152468093 ps
T31 /workspace/coverage/default/1.rv_dm_jtag_dtm_hard_reset.3031468624 May 07 03:22:16 PM PDT 24 May 07 03:22:18 PM PDT 24 132648570 ps
T156 /workspace/coverage/default/23.rv_dm_alert_test.1730261506 May 07 03:22:44 PM PDT 24 May 07 03:22:47 PM PDT 24 20151130 ps
T18 /workspace/coverage/default/1.rv_dm_dataaddr_rw_access.2785195141 May 07 03:22:15 PM PDT 24 May 07 03:22:17 PM PDT 24 42678836 ps
T136 /workspace/coverage/default/39.rv_dm_alert_test.3296162125 May 07 03:22:44 PM PDT 24 May 07 03:22:47 PM PDT 24 27960458 ps
T138 /workspace/coverage/default/40.rv_dm_alert_test.1702191532 May 07 03:22:53 PM PDT 24 May 07 03:22:57 PM PDT 24 21430472 ps
T135 /workspace/coverage/default/1.rv_dm_mem_tl_access_halted.3828457498 May 07 03:22:16 PM PDT 24 May 07 03:22:18 PM PDT 24 101184696 ps
T53 /workspace/coverage/default/28.rv_dm_alert_test.1082255610 May 07 03:22:46 PM PDT 24 May 07 03:22:49 PM PDT 24 33214567 ps
T15 /workspace/coverage/default/0.rv_dm_rom_read_access.3372848574 May 07 03:22:16 PM PDT 24 May 07 03:22:18 PM PDT 24 20681458 ps
T6 /workspace/coverage/default/0.rv_dm_cmderr_halt_resume.1473553021 May 07 03:22:11 PM PDT 24 May 07 03:22:14 PM PDT 24 532894764 ps
T24 /workspace/coverage/default/1.rv_dm_smoke.267936056 May 07 03:22:15 PM PDT 24 May 07 03:22:18 PM PDT 24 591272851 ps
T145 /workspace/coverage/default/42.rv_dm_alert_test.505508220 May 07 03:22:58 PM PDT 24 May 07 03:23:03 PM PDT 24 169336872 ps
T153 /workspace/coverage/default/48.rv_dm_alert_test.3004669020 May 07 03:22:56 PM PDT 24 May 07 03:23:01 PM PDT 24 29167183 ps
T149 /workspace/coverage/default/37.rv_dm_alert_test.1706985711 May 07 03:22:54 PM PDT 24 May 07 03:22:57 PM PDT 24 59160166 ps
T160 /workspace/coverage/default/44.rv_dm_alert_test.440981413 May 07 03:22:58 PM PDT 24 May 07 03:23:03 PM PDT 24 44132255 ps
T35 /workspace/coverage/default/4.rv_dm_sec_cm.2003999512 May 07 03:22:21 PM PDT 24 May 07 03:22:24 PM PDT 24 257800233 ps
T161 /workspace/coverage/default/3.rv_dm_hart_unavail.1848931229 May 07 03:22:20 PM PDT 24 May 07 03:22:22 PM PDT 24 75259445 ps
T12 /workspace/coverage/default/1.rv_dm_mem_tl_access_resuming.4136325795 May 07 03:22:18 PM PDT 24 May 07 03:22:20 PM PDT 24 355091988 ps
T162 /workspace/coverage/default/17.rv_dm_alert_test.173490554 May 07 03:22:43 PM PDT 24 May 07 03:22:46 PM PDT 24 55756911 ps
T142 /workspace/coverage/default/7.rv_dm_alert_test.691178236 May 07 03:22:38 PM PDT 24 May 07 03:22:40 PM PDT 24 87627298 ps
T163 /workspace/coverage/default/27.rv_dm_alert_test.2626438140 May 07 03:22:50 PM PDT 24 May 07 03:22:53 PM PDT 24 42350157 ps
T8 /workspace/coverage/default/0.rv_dm_cmderr_not_supported.226603805 May 07 03:22:08 PM PDT 24 May 07 03:22:15 PM PDT 24 2187135115 ps
T157 /workspace/coverage/default/46.rv_dm_alert_test.3869962356 May 07 03:22:48 PM PDT 24 May 07 03:22:51 PM PDT 24 34112692 ps
T23 /workspace/coverage/default/0.rv_dm_cmderr_exception.559499656 May 07 03:22:09 PM PDT 24 May 07 03:22:12 PM PDT 24 135802291 ps
T150 /workspace/coverage/default/30.rv_dm_alert_test.2147064335 May 07 03:22:42 PM PDT 24 May 07 03:22:45 PM PDT 24 47099914 ps
T164 /workspace/coverage/default/1.rv_dm_hart_unavail.2709199824 May 07 03:22:14 PM PDT 24 May 07 03:22:16 PM PDT 24 204434401 ps
T158 /workspace/coverage/default/14.rv_dm_alert_test.1495624646 May 07 03:22:44 PM PDT 24 May 07 03:22:47 PM PDT 24 18172315 ps
T9 /workspace/coverage/default/1.rv_dm_cmderr_not_supported.1848352994 May 07 03:22:15 PM PDT 24 May 07 03:22:21 PM PDT 24 2160854306 ps
T55 /workspace/coverage/default/0.rv_dm_sec_cm.3083869600 May 07 03:22:13 PM PDT 24 May 07 03:22:15 PM PDT 24 187835691 ps
T148 /workspace/coverage/default/24.rv_dm_alert_test.2876714767 May 07 03:22:53 PM PDT 24 May 07 03:22:56 PM PDT 24 20696281 ps
T19 /workspace/coverage/default/0.rv_dm_dataaddr_rw_access.1182918398 May 07 03:22:11 PM PDT 24 May 07 03:22:13 PM PDT 24 63110363 ps
T33 /workspace/coverage/default/0.rv_dm_jtag_dmi_debug_disabled.410256546 May 07 03:22:15 PM PDT 24 May 07 03:22:18 PM PDT 24 170882955 ps
T7 /workspace/coverage/default/1.rv_dm_cmderr_halt_resume.647497390 May 07 03:22:15 PM PDT 24 May 07 03:22:18 PM PDT 24 222914371 ps
T141 /workspace/coverage/default/0.rv_dm_alert_test.2750945888 May 07 03:22:14 PM PDT 24 May 07 03:22:16 PM PDT 24 22370068 ps
T155 /workspace/coverage/default/36.rv_dm_alert_test.3994873855 May 07 03:22:50 PM PDT 24 May 07 03:22:53 PM PDT 24 18678765 ps
T27 /workspace/coverage/default/1.rv_dm_cmderr_busy.1928208455 May 07 03:22:13 PM PDT 24 May 07 03:22:22 PM PDT 24 6416753772 ps
T13 /workspace/coverage/default/44.rv_dm_stress_all.1667341702 May 07 03:22:54 PM PDT 24 May 07 03:23:04 PM PDT 24 8714383153 ps
T152 /workspace/coverage/default/15.rv_dm_alert_test.2215379019 May 07 03:22:40 PM PDT 24 May 07 03:22:42 PM PDT 24 40755717 ps
T140 /workspace/coverage/default/21.rv_dm_alert_test.2607225204 May 07 03:22:55 PM PDT 24 May 07 03:22:59 PM PDT 24 25916406 ps
T165 /workspace/coverage/default/0.rv_dm_jtag_dmi_dm_inactive.1429287576 May 07 03:22:09 PM PDT 24 May 07 03:22:12 PM PDT 24 263147927 ps
T166 /workspace/coverage/default/49.rv_dm_alert_test.2347754191 May 07 03:22:59 PM PDT 24 May 07 03:23:04 PM PDT 24 23113492 ps
T167 /workspace/coverage/default/2.rv_dm_hart_unavail.4049691360 May 07 03:22:28 PM PDT 24 May 07 03:22:29 PM PDT 24 55726353 ps
T25 /workspace/coverage/default/1.rv_dm_ndmreset_req.1419678553 May 07 03:22:15 PM PDT 24 May 07 03:22:18 PM PDT 24 423965378 ps
T143 /workspace/coverage/default/4.rv_dm_alert_test.2348213205 May 07 03:22:21 PM PDT 24 May 07 03:22:23 PM PDT 24 27786975 ps
T30 /workspace/coverage/default/16.rv_dm_autoincr_sba_tl_access.3184393572 May 07 03:22:42 PM PDT 24 May 07 03:23:19 PM PDT 24 18437801637 ps
T87 /workspace/coverage/default/18.rv_dm_delayed_resp_sba_tl_access.465027169 May 07 03:22:45 PM PDT 24 May 07 03:22:54 PM PDT 24 5211816362 ps
T56 /workspace/coverage/default/1.rv_dm_sec_cm.939562080 May 07 03:22:18 PM PDT 24 May 07 03:22:20 PM PDT 24 159671684 ps
T168 /workspace/coverage/default/0.rv_dm_smoke.81136362 May 07 03:22:11 PM PDT 24 May 07 03:22:14 PM PDT 24 773381774 ps
T146 /workspace/coverage/default/9.rv_dm_alert_test.1038847167 May 07 03:22:38 PM PDT 24 May 07 03:22:40 PM PDT 24 19535852 ps
T137 /workspace/coverage/default/41.rv_dm_alert_test.3795312168 May 07 03:22:44 PM PDT 24 May 07 03:22:47 PM PDT 24 29077187 ps
T21 /workspace/coverage/default/1.rv_dm_progbuf_busy.311146723 May 07 03:22:14 PM PDT 24 May 07 03:22:17 PM PDT 24 449337242 ps
T169 /workspace/coverage/default/25.rv_dm_alert_test.3626202759 May 07 03:22:46 PM PDT 24 May 07 03:22:49 PM PDT 24 28735382 ps
T154 /workspace/coverage/default/8.rv_dm_alert_test.1277422020 May 07 03:22:32 PM PDT 24 May 07 03:22:34 PM PDT 24 20114637 ps
T170 /workspace/coverage/default/29.rv_dm_alert_test.3957365324 May 07 03:22:49 PM PDT 24 May 07 03:23:04 PM PDT 24 19130419 ps
T57 /workspace/coverage/default/0.rv_dm_jtag_dtm_hard_reset.1804342751 May 07 03:22:18 PM PDT 24 May 07 03:22:20 PM PDT 24 191726783 ps
T171 /workspace/coverage/default/35.rv_dm_alert_test.207555600 May 07 03:22:47 PM PDT 24 May 07 03:22:50 PM PDT 24 35935919 ps
T151 /workspace/coverage/default/20.rv_dm_alert_test.1814947773 May 07 03:22:42 PM PDT 24 May 07 03:22:45 PM PDT 24 46269271 ps
T47 /workspace/coverage/cover_reg_top/2.rv_dm_tl_errors.2663435824 May 07 03:10:16 PM PDT 24 May 07 03:10:25 PM PDT 24 93711926 ps
T61 /workspace/coverage/cover_reg_top/15.rv_dm_jtag_dtm_csr_rw.2350208751 May 07 03:10:33 PM PDT 24 May 07 03:10:35 PM PDT 24 75343417 ps
T44 /workspace/coverage/cover_reg_top/5.rv_dm_csr_mem_rw_with_rand_reset.2446609218 May 07 03:10:22 PM PDT 24 May 07 03:10:29 PM PDT 24 1815526099 ps
T48 /workspace/coverage/cover_reg_top/18.rv_dm_csr_rw.4257485730 May 07 03:10:44 PM PDT 24 May 07 03:10:48 PM PDT 24 1544805110 ps
T45 /workspace/coverage/cover_reg_top/17.rv_dm_tl_intg_err.3914856551 May 07 03:10:36 PM PDT 24 May 07 03:10:45 PM PDT 24 988662291 ps
T172 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_hw_reset.2722059679 May 07 03:10:17 PM PDT 24 May 07 03:10:30 PM PDT 24 3476964379 ps
T173 /workspace/coverage/cover_reg_top/3.rv_dm_mem_partial_access.1108157241 May 07 03:10:26 PM PDT 24 May 07 03:10:29 PM PDT 24 42805646 ps
T64 /workspace/coverage/cover_reg_top/0.rv_dm_tl_errors.2094742913 May 07 03:10:12 PM PDT 24 May 07 03:10:18 PM PDT 24 143391363 ps
T174 /workspace/coverage/cover_reg_top/2.rv_dm_mem_partial_access.29476987 May 07 03:10:11 PM PDT 24 May 07 03:10:14 PM PDT 24 106942221 ps
T62 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_aliasing.1653184214 May 07 03:10:14 PM PDT 24 May 07 03:10:18 PM PDT 24 47584232 ps
T76 /workspace/coverage/cover_reg_top/0.rv_dm_csr_rw.3460845509 May 07 03:10:11 PM PDT 24 May 07 03:10:15 PM PDT 24 334040836 ps
T63 /workspace/coverage/cover_reg_top/9.rv_dm_jtag_dtm_csr_rw.2378420190 May 07 03:10:28 PM PDT 24 May 07 03:10:30 PM PDT 24 52125109 ps
T175 /workspace/coverage/cover_reg_top/7.rv_dm_jtag_dtm_csr_rw.2374740565 May 07 03:10:20 PM PDT 24 May 07 03:10:23 PM PDT 24 99110077 ps
T176 /workspace/coverage/cover_reg_top/18.rv_dm_jtag_dtm_csr_rw.3595665125 May 07 03:10:39 PM PDT 24 May 07 03:10:41 PM PDT 24 86804755 ps
T177 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_rw.3459896206 May 07 03:10:15 PM PDT 24 May 07 03:10:20 PM PDT 24 269272172 ps
T178 /workspace/coverage/cover_reg_top/11.rv_dm_jtag_dmi_csr_rw.1418686570 May 07 03:10:26 PM PDT 24 May 07 03:10:30 PM PDT 24 515383722 ps
T179 /workspace/coverage/cover_reg_top/0.rv_dm_mem_walk.3762445557 May 07 03:10:14 PM PDT 24 May 07 03:10:19 PM PDT 24 31212784 ps
T46 /workspace/coverage/cover_reg_top/15.rv_dm_tl_intg_err.2818316899 May 07 03:10:37 PM PDT 24 May 07 03:10:46 PM PDT 24 456768470 ps
T180 /workspace/coverage/cover_reg_top/5.rv_dm_jtag_dtm_csr_rw.3138905635 May 07 03:10:17 PM PDT 24 May 07 03:10:21 PM PDT 24 22998339 ps
T77 /workspace/coverage/cover_reg_top/5.rv_dm_csr_rw.1836000194 May 07 03:10:20 PM PDT 24 May 07 03:10:25 PM PDT 24 165605569 ps
T78 /workspace/coverage/cover_reg_top/3.rv_dm_csr_bit_bash.2073090787 May 07 03:10:17 PM PDT 24 May 07 03:11:31 PM PDT 24 16657247806 ps
T181 /workspace/coverage/cover_reg_top/10.rv_dm_jtag_dtm_csr_rw.3466321237 May 07 03:10:23 PM PDT 24 May 07 03:10:26 PM PDT 24 71794695 ps
T182 /workspace/coverage/cover_reg_top/14.rv_dm_jtag_dmi_csr_rw.2644424745 May 07 03:10:30 PM PDT 24 May 07 03:10:36 PM PDT 24 1211842424 ps
T72 /workspace/coverage/cover_reg_top/7.rv_dm_csr_mem_rw_with_rand_reset.2311895941 May 07 03:10:30 PM PDT 24 May 07 03:10:36 PM PDT 24 1382451567 ps
T183 /workspace/coverage/cover_reg_top/2.rv_dm_mem_walk.3901851441 May 07 03:10:13 PM PDT 24 May 07 03:10:16 PM PDT 24 20841758 ps
T79 /workspace/coverage/cover_reg_top/16.rv_dm_csr_rw.826597984 May 07 03:10:40 PM PDT 24 May 07 03:10:43 PM PDT 24 241098140 ps
T65 /workspace/coverage/cover_reg_top/4.rv_dm_csr_mem_rw_with_rand_reset.2391412947 May 07 03:10:23 PM PDT 24 May 07 03:10:28 PM PDT 24 1594243575 ps
T80 /workspace/coverage/cover_reg_top/16.rv_dm_same_csr_outstanding.1146839543 May 07 03:10:37 PM PDT 24 May 07 03:10:42 PM PDT 24 308970467 ps
T184 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_bit_bash.518478932 May 07 03:10:17 PM PDT 24 May 07 03:12:29 PM PDT 24 42683598214 ps
T73 /workspace/coverage/cover_reg_top/12.rv_dm_tl_intg_err.565802534 May 07 03:10:39 PM PDT 24 May 07 03:10:50 PM PDT 24 2008181859 ps
T85 /workspace/coverage/cover_reg_top/10.rv_dm_tl_intg_err.4224449494 May 07 03:10:30 PM PDT 24 May 07 03:10:40 PM PDT 24 241508714 ps
T59 /workspace/coverage/cover_reg_top/12.rv_dm_tap_fsm_rand_reset.1860586892 May 07 03:10:31 PM PDT 24 May 07 03:10:50 PM PDT 24 8477277361 ps
T58 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_hw_reset.717356578 May 07 03:10:14 PM PDT 24 May 07 03:10:19 PM PDT 24 310842778 ps
T74 /workspace/coverage/cover_reg_top/5.rv_dm_tl_intg_err.2884622599 May 07 03:10:19 PM PDT 24 May 07 03:10:32 PM PDT 24 1128659153 ps
T81 /workspace/coverage/cover_reg_top/0.rv_dm_same_csr_outstanding.3197239134 May 07 03:10:16 PM PDT 24 May 07 03:10:27 PM PDT 24 471170621 ps
T185 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_rw.1033989766 May 07 03:10:13 PM PDT 24 May 07 03:10:17 PM PDT 24 417961672 ps
T186 /workspace/coverage/cover_reg_top/17.rv_dm_jtag_dtm_csr_rw.789029060 May 07 03:10:40 PM PDT 24 May 07 03:10:42 PM PDT 24 76850602 ps
T187 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_bit_bash.2380370706 May 07 03:10:11 PM PDT 24 May 07 03:10:21 PM PDT 24 2082377707 ps
T82 /workspace/coverage/cover_reg_top/7.rv_dm_csr_rw.2048335064 May 07 03:10:27 PM PDT 24 May 07 03:10:32 PM PDT 24 161874310 ps
T188 /workspace/coverage/cover_reg_top/6.rv_dm_jtag_dmi_csr_rw.2389879317 May 07 03:10:22 PM PDT 24 May 07 03:10:27 PM PDT 24 969023226 ps
T83 /workspace/coverage/cover_reg_top/8.rv_dm_same_csr_outstanding.2280045771 May 07 03:10:26 PM PDT 24 May 07 03:10:35 PM PDT 24 1766141442 ps
T88 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_hw_reset.376694952 May 07 03:10:15 PM PDT 24 May 07 03:10:24 PM PDT 24 1527728517 ps
T75 /workspace/coverage/cover_reg_top/19.rv_dm_csr_mem_rw_with_rand_reset.2726586565 May 07 03:10:45 PM PDT 24 May 07 03:10:49 PM PDT 24 631013098 ps
T189 /workspace/coverage/cover_reg_top/19.rv_dm_jtag_dmi_csr_rw.492005895 May 07 03:10:35 PM PDT 24 May 07 03:10:38 PM PDT 24 784771477 ps
T190 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_aliasing.3577525059 May 07 03:10:16 PM PDT 24 May 07 03:10:20 PM PDT 24 271834973 ps
T84 /workspace/coverage/cover_reg_top/10.rv_dm_same_csr_outstanding.2525184696 May 07 03:10:28 PM PDT 24 May 07 03:10:36 PM PDT 24 271272128 ps
T191 /workspace/coverage/cover_reg_top/1.rv_dm_mem_partial_access.2080025673 May 07 03:10:13 PM PDT 24 May 07 03:10:18 PM PDT 24 32177371 ps
T60 /workspace/coverage/cover_reg_top/13.rv_dm_tap_fsm_rand_reset.768692678 May 07 03:10:37 PM PDT 24 May 07 03:11:08 PM PDT 24 30079349549 ps
T86 /workspace/coverage/cover_reg_top/20.rv_dm_tap_fsm_rand_reset.3325242940 May 07 03:10:44 PM PDT 24 May 07 03:11:05 PM PDT 24 10237608605 ps
T192 /workspace/coverage/cover_reg_top/8.rv_dm_jtag_dtm_csr_rw.2987746172 May 07 03:10:26 PM PDT 24 May 07 03:10:28 PM PDT 24 22401584 ps
T193 /workspace/coverage/cover_reg_top/16.rv_dm_jtag_dtm_csr_rw.1213199609 May 07 03:10:29 PM PDT 24 May 07 03:10:32 PM PDT 24 39996592 ps
T194 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_aliasing.2133735100 May 07 03:10:11 PM PDT 24 May 07 03:10:36 PM PDT 24 5950074884 ps
T144 /workspace/coverage/cover_reg_top/16.rv_dm_csr_mem_rw_with_rand_reset.2236006338 May 07 03:10:41 PM PDT 24 May 07 03:10:46 PM PDT 24 180963589 ps
T195 /workspace/coverage/cover_reg_top/15.rv_dm_tl_errors.2074769824 May 07 03:10:39 PM PDT 24 May 07 03:10:43 PM PDT 24 658936443 ps
T196 /workspace/coverage/cover_reg_top/15.rv_dm_jtag_dmi_csr_rw.3842690046 May 07 03:10:31 PM PDT 24 May 07 03:10:34 PM PDT 24 470247041 ps
T90 /workspace/coverage/cover_reg_top/19.rv_dm_same_csr_outstanding.2192425353 May 07 03:10:43 PM PDT 24 May 07 03:10:48 PM PDT 24 2351944561 ps
T197 /workspace/coverage/cover_reg_top/12.rv_dm_jtag_dtm_csr_rw.1688709213 May 07 03:10:32 PM PDT 24 May 07 03:10:34 PM PDT 24 44515690 ps
T114 /workspace/coverage/cover_reg_top/17.rv_dm_csr_mem_rw_with_rand_reset.2583955617 May 07 03:10:41 PM PDT 24 May 07 03:10:46 PM PDT 24 1980129881 ps
T198 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_bit_bash.1796713053 May 07 03:10:11 PM PDT 24 May 07 03:10:20 PM PDT 24 1653065338 ps
T199 /workspace/coverage/cover_reg_top/16.rv_dm_jtag_dmi_csr_rw.1822930777 May 07 03:10:31 PM PDT 24 May 07 03:10:34 PM PDT 24 680554155 ps
T91 /workspace/coverage/cover_reg_top/10.rv_dm_csr_rw.4007360405 May 07 03:10:25 PM PDT 24 May 07 03:10:27 PM PDT 24 34535765 ps
T200 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_bit_bash.2509087187 May 07 03:10:15 PM PDT 24 May 07 03:10:58 PM PDT 24 42365889332 ps
T147 /workspace/coverage/cover_reg_top/17.rv_dm_tl_errors.3308567109 May 07 03:10:40 PM PDT 24 May 07 03:10:45 PM PDT 24 1014541885 ps
T201 /workspace/coverage/cover_reg_top/13.rv_dm_jtag_dmi_csr_rw.3484787540 May 07 03:10:35 PM PDT 24 May 07 03:10:37 PM PDT 24 459839346 ps
T115 /workspace/coverage/cover_reg_top/3.rv_dm_csr_mem_rw_with_rand_reset.1912447729 May 07 03:10:18 PM PDT 24 May 07 03:10:23 PM PDT 24 338127010 ps
T111 /workspace/coverage/cover_reg_top/2.rv_dm_csr_aliasing.558777381 May 07 03:10:16 PM PDT 24 May 07 03:11:36 PM PDT 24 27098201726 ps
T92 /workspace/coverage/cover_reg_top/17.rv_dm_same_csr_outstanding.1737512013 May 07 03:10:39 PM PDT 24 May 07 03:10:47 PM PDT 24 281486485 ps
T202 /workspace/coverage/cover_reg_top/4.rv_dm_mem_partial_access.1454995021 May 07 03:10:19 PM PDT 24 May 07 03:10:22 PM PDT 24 30479425 ps
T116 /workspace/coverage/cover_reg_top/6.rv_dm_tap_fsm_rand_reset.3614983532 May 07 03:10:20 PM PDT 24 May 07 03:11:04 PM PDT 24 12607531832 ps
T203 /workspace/coverage/cover_reg_top/9.rv_dm_jtag_dmi_csr_rw.4206992162 May 07 03:10:24 PM PDT 24 May 07 03:10:30 PM PDT 24 2039640860 ps
T204 /workspace/coverage/cover_reg_top/6.rv_dm_csr_mem_rw_with_rand_reset.1506522035 May 07 03:10:19 PM PDT 24 May 07 03:10:25 PM PDT 24 1079453357 ps
T102 /workspace/coverage/cover_reg_top/14.rv_dm_csr_rw.2058633004 May 07 03:10:31 PM PDT 24 May 07 03:10:35 PM PDT 24 72236737 ps
T126 /workspace/coverage/cover_reg_top/4.rv_dm_tl_intg_err.1594799220 May 07 03:10:24 PM PDT 24 May 07 03:10:44 PM PDT 24 4066757238 ps
T117 /workspace/coverage/cover_reg_top/18.rv_dm_tl_errors.2421929187 May 07 03:10:35 PM PDT 24 May 07 03:10:41 PM PDT 24 167329195 ps
T103 /workspace/coverage/cover_reg_top/0.rv_dm_csr_aliasing.136917684 May 07 03:10:12 PM PDT 24 May 07 03:10:47 PM PDT 24 2291929011 ps
T205 /workspace/coverage/cover_reg_top/17.rv_dm_jtag_dmi_csr_rw.3185956093 May 07 03:10:37 PM PDT 24 May 07 03:10:40 PM PDT 24 388267451 ps
T206 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_rw.2051498964 May 07 03:10:16 PM PDT 24 May 07 03:10:20 PM PDT 24 627131529 ps
T108 /workspace/coverage/cover_reg_top/5.rv_dm_same_csr_outstanding.3887331215 May 07 03:10:18 PM PDT 24 May 07 03:10:29 PM PDT 24 2146374796 ps
T207 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_aliasing.2891374467 May 07 03:10:18 PM PDT 24 May 07 03:10:22 PM PDT 24 82249165 ps
T118 /workspace/coverage/cover_reg_top/4.rv_dm_csr_bit_bash.234225253 May 07 03:10:22 PM PDT 24 May 07 03:11:31 PM PDT 24 13247874410 ps
T130 /workspace/coverage/cover_reg_top/1.rv_dm_tl_intg_err.1598921533 May 07 03:10:13 PM PDT 24 May 07 03:10:32 PM PDT 24 509990121 ps
T104 /workspace/coverage/cover_reg_top/1.rv_dm_csr_bit_bash.4143815536 May 07 03:10:17 PM PDT 24 May 07 03:10:48 PM PDT 24 739132532 ps
T208 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_aliasing.1488658256 May 07 03:10:18 PM PDT 24 May 07 03:10:37 PM PDT 24 5381409516 ps
T105 /workspace/coverage/cover_reg_top/11.rv_dm_csr_rw.784578998 May 07 03:10:25 PM PDT 24 May 07 03:10:30 PM PDT 24 642346147 ps
T93 /workspace/coverage/cover_reg_top/3.rv_dm_csr_rw.2973062781 May 07 03:10:17 PM PDT 24 May 07 03:10:23 PM PDT 24 42146105 ps
T209 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_aliasing.2109192477 May 07 03:10:15 PM PDT 24 May 07 03:10:20 PM PDT 24 140795805 ps
T109 /workspace/coverage/cover_reg_top/7.rv_dm_same_csr_outstanding.1034995699 May 07 03:10:24 PM PDT 24 May 07 03:10:34 PM PDT 24 1086336451 ps
T210 /workspace/coverage/cover_reg_top/11.rv_dm_tl_errors.367816101 May 07 03:10:25 PM PDT 24 May 07 03:10:32 PM PDT 24 87931547 ps
T211 /workspace/coverage/cover_reg_top/3.rv_dm_csr_hw_reset.2287795357 May 07 03:10:16 PM PDT 24 May 07 03:10:22 PM PDT 24 130401397 ps
T212 /workspace/coverage/cover_reg_top/1.rv_dm_csr_mem_rw_with_rand_reset.3989404996 May 07 03:10:15 PM PDT 24 May 07 03:10:24 PM PDT 24 1489927812 ps
T127 /workspace/coverage/cover_reg_top/7.rv_dm_tl_intg_err.1096918533 May 07 03:10:23 PM PDT 24 May 07 03:10:41 PM PDT 24 695932965 ps
T106 /workspace/coverage/cover_reg_top/9.rv_dm_csr_rw.2584884857 May 07 03:10:24 PM PDT 24 May 07 03:10:28 PM PDT 24 334035230 ps
T213 /workspace/coverage/cover_reg_top/1.rv_dm_mem_walk.723939935 May 07 03:10:11 PM PDT 24 May 07 03:10:14 PM PDT 24 32481794 ps
T214 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_aliasing.3591087707 May 07 03:10:12 PM PDT 24 May 07 03:10:15 PM PDT 24 101003710 ps
T215 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_bit_bash.2635911833 May 07 03:10:19 PM PDT 24 May 07 03:10:29 PM PDT 24 3587006211 ps
T216 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_aliasing.2210185338 May 07 03:10:16 PM PDT 24 May 07 03:10:35 PM PDT 24 10145173738 ps
T217 /workspace/coverage/cover_reg_top/8.rv_dm_jtag_dmi_csr_rw.1748130966 May 07 03:10:25 PM PDT 24 May 07 03:10:28 PM PDT 24 341004207 ps
T107 /workspace/coverage/cover_reg_top/8.rv_dm_csr_rw.1890240824 May 07 03:10:26 PM PDT 24 May 07 03:10:29 PM PDT 24 111899298 ps
T218 /workspace/coverage/cover_reg_top/9.rv_dm_csr_mem_rw_with_rand_reset.481452596 May 07 03:10:24 PM PDT 24 May 07 03:10:28 PM PDT 24 1077203074 ps
T219 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_rw.3745094169 May 07 03:10:18 PM PDT 24 May 07 03:10:23 PM PDT 24 338581847 ps
T220 /workspace/coverage/cover_reg_top/15.rv_dm_csr_mem_rw_with_rand_reset.2240928213 May 07 03:10:32 PM PDT 24 May 07 03:10:38 PM PDT 24 2340704566 ps
T221 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_bit_bash.1726150125 May 07 03:10:12 PM PDT 24 May 07 03:10:51 PM PDT 24 20080504518 ps
T124 /workspace/coverage/cover_reg_top/0.rv_dm_tl_intg_err.3802342898 May 07 03:10:14 PM PDT 24 May 07 03:10:28 PM PDT 24 784417362 ps
T110 /workspace/coverage/cover_reg_top/14.rv_dm_same_csr_outstanding.3085420159 May 07 03:10:30 PM PDT 24 May 07 03:10:39 PM PDT 24 467443251 ps
T94 /workspace/coverage/cover_reg_top/13.rv_dm_same_csr_outstanding.765742086 May 07 03:10:31 PM PDT 24 May 07 03:10:40 PM PDT 24 414642347 ps
T222 /workspace/coverage/cover_reg_top/17.rv_dm_csr_rw.2649273121 May 07 03:10:36 PM PDT 24 May 07 03:10:39 PM PDT 24 141029339 ps
T223 /workspace/coverage/cover_reg_top/10.rv_dm_csr_mem_rw_with_rand_reset.397912545 May 07 03:10:27 PM PDT 24 May 07 03:10:33 PM PDT 24 2484444573 ps
T133 /workspace/coverage/cover_reg_top/8.rv_dm_tl_intg_err.3676772964 May 07 03:10:28 PM PDT 24 May 07 03:10:39 PM PDT 24 2450238384 ps
T122 /workspace/coverage/cover_reg_top/14.rv_dm_tl_intg_err.3706049650 May 07 03:10:31 PM PDT 24 May 07 03:10:43 PM PDT 24 850194765 ps
T224 /workspace/coverage/cover_reg_top/13.rv_dm_tl_errors.3932430545 May 07 03:10:31 PM PDT 24 May 07 03:10:36 PM PDT 24 565628190 ps
T95 /workspace/coverage/cover_reg_top/4.rv_dm_csr_hw_reset.3184794740 May 07 03:10:20 PM PDT 24 May 07 03:10:25 PM PDT 24 61830152 ps
T225 /workspace/coverage/cover_reg_top/0.rv_dm_csr_hw_reset.3909888899 May 07 03:10:12 PM PDT 24 May 07 03:10:16 PM PDT 24 210343068 ps
T226 /workspace/coverage/cover_reg_top/7.rv_dm_jtag_dmi_csr_rw.1527721596 May 07 03:10:19 PM PDT 24 May 07 03:10:23 PM PDT 24 529937117 ps
T227 /workspace/coverage/cover_reg_top/35.rv_dm_tap_fsm_rand_reset.2294626123 May 07 03:10:48 PM PDT 24 May 07 03:11:08 PM PDT 24 5202602732 ps
T228 /workspace/coverage/cover_reg_top/2.rv_dm_same_csr_outstanding.1893478889 May 07 03:10:15 PM PDT 24 May 07 03:10:22 PM PDT 24 97763651 ps
T229 /workspace/coverage/cover_reg_top/8.rv_dm_csr_mem_rw_with_rand_reset.3549232788 May 07 03:10:26 PM PDT 24 May 07 03:10:37 PM PDT 24 4254043047 ps
T125 /workspace/coverage/cover_reg_top/16.rv_dm_tl_intg_err.1269468554 May 07 03:10:43 PM PDT 24 May 07 03:11:01 PM PDT 24 546304977 ps
T230 /workspace/coverage/cover_reg_top/10.rv_dm_tl_errors.1443358759 May 07 03:10:25 PM PDT 24 May 07 03:10:30 PM PDT 24 334575310 ps
T231 /workspace/coverage/cover_reg_top/11.rv_dm_jtag_dtm_csr_rw.1682115364 May 07 03:10:24 PM PDT 24 May 07 03:10:27 PM PDT 24 78173774 ps
T123 /workspace/coverage/cover_reg_top/2.rv_dm_tl_intg_err.3729018898 May 07 03:10:13 PM PDT 24 May 07 03:10:25 PM PDT 24 2180111091 ps
T232 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_bit_bash.4276921542 May 07 03:10:17 PM PDT 24 May 07 03:11:00 PM PDT 24 9824117658 ps
T233 /workspace/coverage/cover_reg_top/30.rv_dm_tap_fsm_rand_reset.2664693782 May 07 03:10:46 PM PDT 24 May 07 03:11:45 PM PDT 24 16651007435 ps
T234 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_rw.2709517360 May 07 03:10:15 PM PDT 24 May 07 03:10:20 PM PDT 24 168120597 ps
T235 /workspace/coverage/cover_reg_top/14.rv_dm_jtag_dtm_csr_rw.4140875826 May 07 03:10:33 PM PDT 24 May 07 03:10:35 PM PDT 24 147542392 ps
T96 /workspace/coverage/cover_reg_top/1.rv_dm_same_csr_outstanding.170553115 May 07 03:10:16 PM PDT 24 May 07 03:10:27 PM PDT 24 582060875 ps
T131 /workspace/coverage/cover_reg_top/19.rv_dm_tl_intg_err.985230159 May 07 03:10:46 PM PDT 24 May 07 03:11:03 PM PDT 24 1532020553 ps
T236 /workspace/coverage/cover_reg_top/13.rv_dm_jtag_dtm_csr_rw.3198015073 May 07 03:10:39 PM PDT 24 May 07 03:10:42 PM PDT 24 110795953 ps
T237 /workspace/coverage/cover_reg_top/3.rv_dm_tl_errors.2501139004 May 07 03:10:18 PM PDT 24 May 07 03:10:27 PM PDT 24 404323426 ps
T238 /workspace/coverage/cover_reg_top/1.rv_dm_tl_errors.697654987 May 07 03:10:14 PM PDT 24 May 07 03:10:23 PM PDT 24 349868837 ps
T239 /workspace/coverage/cover_reg_top/12.rv_dm_tl_errors.1649251622 May 07 03:10:30 PM PDT 24 May 07 03:10:34 PM PDT 24 197483976 ps
T240 /workspace/coverage/cover_reg_top/12.rv_dm_csr_mem_rw_with_rand_reset.3270988182 May 07 03:10:37 PM PDT 24 May 07 03:10:43 PM PDT 24 1461808336 ps
T241 /workspace/coverage/cover_reg_top/4.rv_dm_same_csr_outstanding.3177889613 May 07 03:10:17 PM PDT 24 May 07 03:10:25 PM PDT 24 516406039 ps
T242 /workspace/coverage/cover_reg_top/1.rv_dm_csr_rw.2127526591 May 07 03:10:13 PM PDT 24 May 07 03:10:19 PM PDT 24 98664992 ps
T243 /workspace/coverage/cover_reg_top/2.rv_dm_csr_mem_rw_with_rand_reset.4148086515 May 07 03:10:16 PM PDT 24 May 07 03:10:22 PM PDT 24 155765149 ps
T244 /workspace/coverage/cover_reg_top/19.rv_dm_jtag_dtm_csr_rw.1734944955 May 07 03:10:37 PM PDT 24 May 07 03:10:39 PM PDT 24 59462764 ps
T120 /workspace/coverage/cover_reg_top/14.rv_dm_tl_errors.2715608892 May 07 03:10:30 PM PDT 24 May 07 03:10:36 PM PDT 24 1060077414 ps
T245 /workspace/coverage/cover_reg_top/19.rv_dm_tl_errors.3847239970 May 07 03:10:45 PM PDT 24 May 07 03:10:49 PM PDT 24 1389571848 ps
T97 /workspace/coverage/cover_reg_top/3.rv_dm_same_csr_outstanding.2116991542 May 07 03:10:20 PM PDT 24 May 07 03:10:27 PM PDT 24 821095545 ps
T246 /workspace/coverage/cover_reg_top/12.rv_dm_csr_rw.2626412013 May 07 03:10:30 PM PDT 24 May 07 03:10:34 PM PDT 24 239013815 ps
T247 /workspace/coverage/cover_reg_top/11.rv_dm_csr_mem_rw_with_rand_reset.2533359174 May 07 03:10:32 PM PDT 24 May 07 03:10:36 PM PDT 24 2648456677 ps
T248 /workspace/coverage/cover_reg_top/5.rv_dm_jtag_dmi_csr_rw.3984299607 May 07 03:10:25 PM PDT 24 May 07 03:10:28 PM PDT 24 243246429 ps
T249 /workspace/coverage/cover_reg_top/7.rv_dm_tap_fsm_rand_reset.1397817831 May 07 03:10:18 PM PDT 24 May 07 03:10:40 PM PDT 24 5285459118 ps
T98 /workspace/coverage/cover_reg_top/18.rv_dm_same_csr_outstanding.4211942025 May 07 03:10:38 PM PDT 24 May 07 03:10:47 PM PDT 24 784519919 ps
T250 /workspace/coverage/cover_reg_top/1.rv_dm_csr_hw_reset.3546474708 May 07 03:10:13 PM PDT 24 May 07 03:10:19 PM PDT 24 1753011465 ps
T251 /workspace/coverage/cover_reg_top/2.rv_dm_csr_rw.1186944681 May 07 03:10:15 PM PDT 24 May 07 03:10:21 PM PDT 24 187373499 ps
T252 /workspace/coverage/cover_reg_top/6.rv_dm_tl_errors.703903598 May 07 03:10:22 PM PDT 24 May 07 03:10:28 PM PDT 24 879128385 ps
T253 /workspace/coverage/cover_reg_top/6.rv_dm_csr_rw.3723743237 May 07 03:10:17 PM PDT 24 May 07 03:10:23 PM PDT 24 112308184 ps
T99 /workspace/coverage/cover_reg_top/9.rv_dm_same_csr_outstanding.1308821200 May 07 03:10:25 PM PDT 24 May 07 03:10:31 PM PDT 24 410141976 ps
T254 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_hw_reset.3888528983 May 07 03:10:16 PM PDT 24 May 07 03:10:22 PM PDT 24 761914535 ps
T255 /workspace/coverage/cover_reg_top/16.rv_dm_tl_errors.3396302229 May 07 03:10:34 PM PDT 24 May 07 03:10:39 PM PDT 24 64849283 ps
T256 /workspace/coverage/cover_reg_top/10.rv_dm_jtag_dmi_csr_rw.518197198 May 07 03:10:23 PM PDT 24 May 07 03:10:26 PM PDT 24 538539620 ps
T257 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_hw_reset.105853344 May 07 03:10:13 PM PDT 24 May 07 03:10:18 PM PDT 24 116611649 ps
T258 /workspace/coverage/cover_reg_top/9.rv_dm_tl_errors.2832480898 May 07 03:10:25 PM PDT 24 May 07 03:10:30 PM PDT 24 339595345 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%