Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
78.32 93.71 78.85 87.05 73.08 82.50 98.42 34.62


Total tests in report: 304
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
49.52 49.52 80.46 80.46 45.33 45.33 23.21 23.21 42.31 42.31 61.17 61.17 91.45 91.45 2.68 2.68 /workspace/coverage/default/1.rv_dm_cmderr_exception.4045414735
56.59 7.07 84.69 4.23 57.28 11.95 51.21 28.00 42.31 0.00 63.67 2.50 92.93 1.48 4.02 1.34 /workspace/coverage/default/24.rv_dm_alert_test.4165938089
62.69 6.10 87.26 2.57 61.95 4.67 70.72 19.51 51.28 8.97 68.67 5.00 94.40 1.48 4.53 0.50 /workspace/coverage/default/3.rv_dm_delayed_resp_sba_tl_access.905306155
68.13 5.44 87.56 0.30 65.93 3.98 77.15 6.44 58.97 7.69 70.33 1.67 95.56 1.16 21.37 16.85 /workspace/coverage/cover_reg_top/18.rv_dm_tap_fsm_rand_reset.2644643745
70.54 2.41 89.48 1.91 67.99 2.06 82.54 5.39 62.82 3.85 73.83 3.50 95.67 0.11 21.46 0.08 /workspace/coverage/default/1.rv_dm_ndmreset_req.512317845
72.86 2.32 89.83 0.35 71.29 3.30 83.55 1.01 62.82 0.00 74.83 1.00 95.67 0.00 32.02 10.56 /workspace/coverage/cover_reg_top/10.rv_dm_tl_intg_err.3492791487
73.95 1.10 91.44 1.61 73.49 2.20 83.75 0.20 64.10 1.28 77.00 2.17 95.88 0.21 32.02 0.00 /workspace/coverage/default/31.rv_dm_stress_all.3122046784
74.83 0.88 92.20 0.76 74.59 1.10 83.79 0.04 66.67 2.56 78.50 1.50 95.99 0.11 32.10 0.08 /workspace/coverage/default/12.rv_dm_bad_sba_tl_access.2306184270
75.70 0.86 92.85 0.65 75.96 1.37 83.91 0.12 69.23 2.56 79.83 1.33 95.99 0.00 32.10 0.00 /workspace/coverage/default/0.rv_dm_mem_tl_access_resuming.2598337488
76.52 0.82 93.05 0.20 76.37 0.41 84.88 0.97 73.08 3.85 80.17 0.33 95.99 0.00 32.10 0.00 /workspace/coverage/default/1.rv_dm_jtag_dmi_debug_disabled.3387189897
76.92 0.40 93.05 0.00 76.37 0.00 85.76 0.88 73.08 0.00 80.17 0.00 97.04 1.06 32.94 0.84 /workspace/coverage/cover_reg_top/0.rv_dm_csr_aliasing.2387866821
77.12 0.21 93.05 0.00 77.20 0.82 86.12 0.36 73.08 0.00 80.17 0.00 97.15 0.11 33.11 0.17 /workspace/coverage/default/0.rv_dm_sec_cm.87434528
77.33 0.20 93.35 0.30 77.47 0.27 86.12 0.00 73.08 0.00 81.00 0.83 97.15 0.00 33.11 0.00 /workspace/coverage/default/0.rv_dm_abstractcmd_status.122860232
77.47 0.14 93.35 0.00 77.61 0.14 86.12 0.00 73.08 0.00 81.00 0.00 97.15 0.00 33.95 0.84 /workspace/coverage/cover_reg_top/17.rv_dm_tl_errors.2857391327
77.58 0.11 93.35 0.00 77.61 0.00 86.93 0.80 73.08 0.00 81.00 0.00 97.15 0.00 33.95 0.00 /workspace/coverage/default/10.rv_dm_delayed_resp_sba_tl_access.1278599246
77.69 0.11 93.40 0.05 78.02 0.41 86.93 0.00 73.08 0.00 81.33 0.33 97.15 0.00 33.95 0.00 /workspace/coverage/default/0.rv_dm_progbuf_busy.3162281003
77.80 0.11 93.50 0.10 78.16 0.14 86.93 0.00 73.08 0.00 81.83 0.50 97.15 0.00 33.95 0.00 /workspace/coverage/default/0.rv_dm_rom_read_access.2824363463
77.89 0.09 93.50 0.00 78.16 0.00 86.93 0.00 73.08 0.00 81.83 0.00 97.78 0.63 33.95 0.00 /workspace/coverage/cover_reg_top/5.rv_dm_csr_rw.750921924
77.97 0.08 93.50 0.00 78.16 0.00 86.93 0.00 73.08 0.00 81.83 0.00 97.99 0.21 34.28 0.34 /workspace/coverage/cover_reg_top/4.rv_dm_tl_intg_err.3840829153
78.04 0.07 93.55 0.05 78.43 0.27 86.93 0.00 73.08 0.00 82.00 0.17 97.99 0.00 34.28 0.00 /workspace/coverage/cover_reg_top/15.rv_dm_jtag_dmi_csr_rw.3169312302
78.10 0.06 93.66 0.10 78.43 0.00 86.93 0.00 73.08 0.00 82.33 0.33 97.99 0.00 34.28 0.00 /workspace/coverage/default/0.rv_dm_progbuf_read_write_execute.238236456
78.15 0.05 93.71 0.05 78.57 0.14 86.93 0.00 73.08 0.00 82.50 0.17 97.99 0.00 34.28 0.00 /workspace/coverage/cover_reg_top/11.rv_dm_jtag_dtm_csr_rw.1835112713
78.19 0.04 93.71 0.00 78.57 0.00 86.93 0.00 73.08 0.00 82.50 0.00 97.99 0.00 34.53 0.25 /workspace/coverage/cover_reg_top/7.rv_dm_tl_intg_err.703170339
78.22 0.03 93.71 0.00 78.57 0.00 86.93 0.00 73.08 0.00 82.50 0.00 98.20 0.21 34.53 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_hw_reset.1126026850
78.25 0.03 93.71 0.00 78.57 0.00 86.93 0.00 73.08 0.00 82.50 0.00 98.42 0.21 34.53 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_same_csr_outstanding.635651381
78.27 0.03 93.71 0.00 78.71 0.14 86.97 0.04 73.08 0.00 82.50 0.00 98.42 0.00 34.53 0.00 /workspace/coverage/default/29.rv_dm_alert_test.2320961024
78.29 0.02 93.71 0.00 78.85 0.14 86.97 0.00 73.08 0.00 82.50 0.00 98.42 0.00 34.53 0.00 /workspace/coverage/default/0.rv_dm_cmderr_halt_resume.1617070598
78.30 0.01 93.71 0.00 78.85 0.00 86.97 0.00 73.08 0.00 82.50 0.00 98.42 0.00 34.62 0.08 /workspace/coverage/cover_reg_top/11.rv_dm_csr_mem_rw_with_rand_reset.1067718638
78.32 0.01 93.71 0.00 78.85 0.00 87.05 0.08 73.08 0.00 82.50 0.00 98.42 0.00 34.62 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_tl_intg_err.1587927240

Tests that do not contribute to grading

Name
/workspace/coverage/cover_reg_top/0.rv_dm_csr_bit_bash.520058362
/workspace/coverage/cover_reg_top/0.rv_dm_csr_hw_reset.2286235388
/workspace/coverage/cover_reg_top/0.rv_dm_csr_mem_rw_with_rand_reset.767600464
/workspace/coverage/cover_reg_top/0.rv_dm_csr_rw.1660935249
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_aliasing.3753054569
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_rw.3880438707
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_aliasing.3585006561
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_bit_bash.2307043293
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_hw_reset.1944051872
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_rw.2075142945
/workspace/coverage/cover_reg_top/0.rv_dm_mem_partial_access.2419347414
/workspace/coverage/cover_reg_top/0.rv_dm_mem_walk.2805986305
/workspace/coverage/cover_reg_top/0.rv_dm_tl_errors.2315674247
/workspace/coverage/cover_reg_top/1.rv_dm_csr_aliasing.1426917599
/workspace/coverage/cover_reg_top/1.rv_dm_csr_bit_bash.1440275451
/workspace/coverage/cover_reg_top/1.rv_dm_csr_hw_reset.2116985534
/workspace/coverage/cover_reg_top/1.rv_dm_csr_mem_rw_with_rand_reset.1453972441
/workspace/coverage/cover_reg_top/1.rv_dm_csr_rw.463370695
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_aliasing.748192483
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_bit_bash.3857747422
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_hw_reset.3063489048
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_rw.2286438879
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_aliasing.2844670693
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_bit_bash.669748692
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_hw_reset.4036654702
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_rw.3980992672
/workspace/coverage/cover_reg_top/1.rv_dm_mem_partial_access.3725507230
/workspace/coverage/cover_reg_top/1.rv_dm_mem_walk.2622498367
/workspace/coverage/cover_reg_top/1.rv_dm_same_csr_outstanding.1738947938
/workspace/coverage/cover_reg_top/1.rv_dm_tl_errors.385220150
/workspace/coverage/cover_reg_top/1.rv_dm_tl_intg_err.1711395250
/workspace/coverage/cover_reg_top/10.rv_dm_csr_mem_rw_with_rand_reset.724843088
/workspace/coverage/cover_reg_top/10.rv_dm_csr_rw.2613253257
/workspace/coverage/cover_reg_top/10.rv_dm_jtag_dmi_csr_rw.1320672449
/workspace/coverage/cover_reg_top/10.rv_dm_jtag_dtm_csr_rw.2696727354
/workspace/coverage/cover_reg_top/10.rv_dm_same_csr_outstanding.2096459363
/workspace/coverage/cover_reg_top/10.rv_dm_tl_errors.3778282725
/workspace/coverage/cover_reg_top/11.rv_dm_csr_rw.3132169724
/workspace/coverage/cover_reg_top/11.rv_dm_jtag_dmi_csr_rw.3737098700
/workspace/coverage/cover_reg_top/11.rv_dm_same_csr_outstanding.651044515
/workspace/coverage/cover_reg_top/11.rv_dm_tl_errors.696111925
/workspace/coverage/cover_reg_top/11.rv_dm_tl_intg_err.2304069804
/workspace/coverage/cover_reg_top/12.rv_dm_csr_mem_rw_with_rand_reset.3372672823
/workspace/coverage/cover_reg_top/12.rv_dm_csr_rw.2780804958
/workspace/coverage/cover_reg_top/12.rv_dm_jtag_dmi_csr_rw.1038872049
/workspace/coverage/cover_reg_top/12.rv_dm_jtag_dtm_csr_rw.2221457884
/workspace/coverage/cover_reg_top/12.rv_dm_same_csr_outstanding.1710515247
/workspace/coverage/cover_reg_top/12.rv_dm_tl_errors.3198646508
/workspace/coverage/cover_reg_top/12.rv_dm_tl_intg_err.2424805063
/workspace/coverage/cover_reg_top/13.rv_dm_csr_mem_rw_with_rand_reset.773499210
/workspace/coverage/cover_reg_top/13.rv_dm_csr_rw.4155513106
/workspace/coverage/cover_reg_top/13.rv_dm_jtag_dmi_csr_rw.4008701033
/workspace/coverage/cover_reg_top/13.rv_dm_jtag_dtm_csr_rw.1098694115
/workspace/coverage/cover_reg_top/13.rv_dm_same_csr_outstanding.1798931012
/workspace/coverage/cover_reg_top/13.rv_dm_tap_fsm_rand_reset.3760473012
/workspace/coverage/cover_reg_top/13.rv_dm_tl_errors.1470340789
/workspace/coverage/cover_reg_top/13.rv_dm_tl_intg_err.4174111494
/workspace/coverage/cover_reg_top/14.rv_dm_csr_mem_rw_with_rand_reset.4003317006
/workspace/coverage/cover_reg_top/14.rv_dm_csr_rw.1542112481
/workspace/coverage/cover_reg_top/14.rv_dm_jtag_dmi_csr_rw.1256330279
/workspace/coverage/cover_reg_top/14.rv_dm_jtag_dtm_csr_rw.1641300421
/workspace/coverage/cover_reg_top/14.rv_dm_same_csr_outstanding.4129224815
/workspace/coverage/cover_reg_top/14.rv_dm_tap_fsm_rand_reset.827877684
/workspace/coverage/cover_reg_top/14.rv_dm_tl_errors.803790702
/workspace/coverage/cover_reg_top/14.rv_dm_tl_intg_err.1940808683
/workspace/coverage/cover_reg_top/15.rv_dm_csr_mem_rw_with_rand_reset.1592063615
/workspace/coverage/cover_reg_top/15.rv_dm_csr_rw.283765493
/workspace/coverage/cover_reg_top/15.rv_dm_jtag_dtm_csr_rw.730015142
/workspace/coverage/cover_reg_top/15.rv_dm_same_csr_outstanding.2945488408
/workspace/coverage/cover_reg_top/15.rv_dm_tl_errors.423693088
/workspace/coverage/cover_reg_top/15.rv_dm_tl_intg_err.2479460434
/workspace/coverage/cover_reg_top/16.rv_dm_csr_mem_rw_with_rand_reset.3885113456
/workspace/coverage/cover_reg_top/16.rv_dm_csr_rw.3437835023
/workspace/coverage/cover_reg_top/16.rv_dm_jtag_dmi_csr_rw.3775719640
/workspace/coverage/cover_reg_top/16.rv_dm_jtag_dtm_csr_rw.3551454321
/workspace/coverage/cover_reg_top/16.rv_dm_same_csr_outstanding.852401951
/workspace/coverage/cover_reg_top/16.rv_dm_tl_errors.203656597
/workspace/coverage/cover_reg_top/16.rv_dm_tl_intg_err.4041426587
/workspace/coverage/cover_reg_top/17.rv_dm_csr_mem_rw_with_rand_reset.1931941507
/workspace/coverage/cover_reg_top/17.rv_dm_csr_rw.4136837632
/workspace/coverage/cover_reg_top/17.rv_dm_jtag_dmi_csr_rw.198392561
/workspace/coverage/cover_reg_top/17.rv_dm_jtag_dtm_csr_rw.1247536599
/workspace/coverage/cover_reg_top/17.rv_dm_same_csr_outstanding.150363578
/workspace/coverage/cover_reg_top/17.rv_dm_tl_intg_err.2114127865
/workspace/coverage/cover_reg_top/18.rv_dm_csr_mem_rw_with_rand_reset.410529804
/workspace/coverage/cover_reg_top/18.rv_dm_csr_rw.1522543444
/workspace/coverage/cover_reg_top/18.rv_dm_jtag_dmi_csr_rw.2713036276
/workspace/coverage/cover_reg_top/18.rv_dm_jtag_dtm_csr_rw.3132062836
/workspace/coverage/cover_reg_top/18.rv_dm_same_csr_outstanding.4126710727
/workspace/coverage/cover_reg_top/18.rv_dm_tl_errors.3050149173
/workspace/coverage/cover_reg_top/18.rv_dm_tl_intg_err.1713435221
/workspace/coverage/cover_reg_top/19.rv_dm_csr_mem_rw_with_rand_reset.3066304036
/workspace/coverage/cover_reg_top/19.rv_dm_csr_rw.2660718702
/workspace/coverage/cover_reg_top/19.rv_dm_jtag_dmi_csr_rw.889805422
/workspace/coverage/cover_reg_top/19.rv_dm_jtag_dtm_csr_rw.3982737152
/workspace/coverage/cover_reg_top/19.rv_dm_same_csr_outstanding.2999795663
/workspace/coverage/cover_reg_top/19.rv_dm_tl_errors.1561520551
/workspace/coverage/cover_reg_top/19.rv_dm_tl_intg_err.2003111074
/workspace/coverage/cover_reg_top/2.rv_dm_csr_aliasing.1627042407
/workspace/coverage/cover_reg_top/2.rv_dm_csr_bit_bash.2647267025
/workspace/coverage/cover_reg_top/2.rv_dm_csr_hw_reset.739598393
/workspace/coverage/cover_reg_top/2.rv_dm_csr_mem_rw_with_rand_reset.1855952373
/workspace/coverage/cover_reg_top/2.rv_dm_csr_rw.2634249173
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_aliasing.2916396659
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_bit_bash.2731093630
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_hw_reset.3746465735
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_rw.1500230857
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_aliasing.1122128127
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_bit_bash.2140880856
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_hw_reset.942662613
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_rw.677474437
/workspace/coverage/cover_reg_top/2.rv_dm_mem_partial_access.3689077374
/workspace/coverage/cover_reg_top/2.rv_dm_mem_walk.2897971869
/workspace/coverage/cover_reg_top/2.rv_dm_same_csr_outstanding.1234866548
/workspace/coverage/cover_reg_top/2.rv_dm_tap_fsm_rand_reset.3094245226
/workspace/coverage/cover_reg_top/2.rv_dm_tl_errors.3653578717
/workspace/coverage/cover_reg_top/2.rv_dm_tl_intg_err.2499671737
/workspace/coverage/cover_reg_top/24.rv_dm_tap_fsm_rand_reset.2445085878
/workspace/coverage/cover_reg_top/25.rv_dm_tap_fsm_rand_reset.3141447052
/workspace/coverage/cover_reg_top/29.rv_dm_tap_fsm_rand_reset.3532317717
/workspace/coverage/cover_reg_top/3.rv_dm_csr_aliasing.93822990
/workspace/coverage/cover_reg_top/3.rv_dm_csr_bit_bash.3760495987
/workspace/coverage/cover_reg_top/3.rv_dm_csr_hw_reset.3503979357
/workspace/coverage/cover_reg_top/3.rv_dm_csr_mem_rw_with_rand_reset.1716609155
/workspace/coverage/cover_reg_top/3.rv_dm_csr_rw.4010394355
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_aliasing.735898864
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_bit_bash.2529761911
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_hw_reset.2103877405
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_rw.3750897196
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_aliasing.1283611995
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_bit_bash.1344424915
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_hw_reset.2980053578
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_rw.1877393243
/workspace/coverage/cover_reg_top/3.rv_dm_mem_partial_access.1923643496
/workspace/coverage/cover_reg_top/3.rv_dm_mem_walk.4144783359
/workspace/coverage/cover_reg_top/3.rv_dm_same_csr_outstanding.2328060473
/workspace/coverage/cover_reg_top/3.rv_dm_tl_errors.2635128720
/workspace/coverage/cover_reg_top/3.rv_dm_tl_intg_err.3769490210
/workspace/coverage/cover_reg_top/35.rv_dm_tap_fsm_rand_reset.3471729804
/workspace/coverage/cover_reg_top/4.rv_dm_csr_aliasing.1774293702
/workspace/coverage/cover_reg_top/4.rv_dm_csr_bit_bash.4016655018
/workspace/coverage/cover_reg_top/4.rv_dm_csr_hw_reset.2014674748
/workspace/coverage/cover_reg_top/4.rv_dm_csr_mem_rw_with_rand_reset.3370350954
/workspace/coverage/cover_reg_top/4.rv_dm_csr_rw.108181510
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_aliasing.400876659
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_bit_bash.1177454472
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_hw_reset.864468605
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_rw.136451382
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_aliasing.3435857772
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_bit_bash.3516931441
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_hw_reset.2719268756
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_rw.4622407
/workspace/coverage/cover_reg_top/4.rv_dm_mem_partial_access.3433897725
/workspace/coverage/cover_reg_top/4.rv_dm_mem_walk.2843199238
/workspace/coverage/cover_reg_top/4.rv_dm_same_csr_outstanding.2507167603
/workspace/coverage/cover_reg_top/4.rv_dm_tap_fsm_rand_reset.4192086469
/workspace/coverage/cover_reg_top/4.rv_dm_tl_errors.2354819062
/workspace/coverage/cover_reg_top/5.rv_dm_csr_mem_rw_with_rand_reset.380467132
/workspace/coverage/cover_reg_top/5.rv_dm_jtag_dmi_csr_rw.3645895915
/workspace/coverage/cover_reg_top/5.rv_dm_jtag_dtm_csr_rw.3165478945
/workspace/coverage/cover_reg_top/5.rv_dm_same_csr_outstanding.3674013659
/workspace/coverage/cover_reg_top/5.rv_dm_tl_errors.3154536147
/workspace/coverage/cover_reg_top/5.rv_dm_tl_intg_err.754535606
/workspace/coverage/cover_reg_top/6.rv_dm_csr_mem_rw_with_rand_reset.129123340
/workspace/coverage/cover_reg_top/6.rv_dm_csr_rw.1731873252
/workspace/coverage/cover_reg_top/6.rv_dm_jtag_dmi_csr_rw.2879205422
/workspace/coverage/cover_reg_top/6.rv_dm_jtag_dtm_csr_rw.2782237262
/workspace/coverage/cover_reg_top/6.rv_dm_same_csr_outstanding.1793049881
/workspace/coverage/cover_reg_top/6.rv_dm_tl_errors.2723851096
/workspace/coverage/cover_reg_top/6.rv_dm_tl_intg_err.3873002152
/workspace/coverage/cover_reg_top/7.rv_dm_csr_mem_rw_with_rand_reset.2411841565
/workspace/coverage/cover_reg_top/7.rv_dm_csr_rw.2381477195
/workspace/coverage/cover_reg_top/7.rv_dm_jtag_dmi_csr_rw.2296450539
/workspace/coverage/cover_reg_top/7.rv_dm_jtag_dtm_csr_rw.409015379
/workspace/coverage/cover_reg_top/7.rv_dm_same_csr_outstanding.2466215828
/workspace/coverage/cover_reg_top/7.rv_dm_tap_fsm_rand_reset.280126619
/workspace/coverage/cover_reg_top/7.rv_dm_tl_errors.431280
/workspace/coverage/cover_reg_top/8.rv_dm_csr_mem_rw_with_rand_reset.3510831220
/workspace/coverage/cover_reg_top/8.rv_dm_csr_rw.2343538501
/workspace/coverage/cover_reg_top/8.rv_dm_jtag_dmi_csr_rw.1286829469
/workspace/coverage/cover_reg_top/8.rv_dm_jtag_dtm_csr_rw.3581024129
/workspace/coverage/cover_reg_top/8.rv_dm_same_csr_outstanding.2393256459
/workspace/coverage/cover_reg_top/8.rv_dm_tl_errors.586183485
/workspace/coverage/cover_reg_top/8.rv_dm_tl_intg_err.3199712519
/workspace/coverage/cover_reg_top/9.rv_dm_csr_mem_rw_with_rand_reset.4157971056
/workspace/coverage/cover_reg_top/9.rv_dm_csr_rw.2105551510
/workspace/coverage/cover_reg_top/9.rv_dm_jtag_dmi_csr_rw.1123509750
/workspace/coverage/cover_reg_top/9.rv_dm_jtag_dtm_csr_rw.3983088319
/workspace/coverage/cover_reg_top/9.rv_dm_same_csr_outstanding.3872362039
/workspace/coverage/cover_reg_top/9.rv_dm_tap_fsm_rand_reset.863753243
/workspace/coverage/cover_reg_top/9.rv_dm_tl_errors.3851829939
/workspace/coverage/cover_reg_top/9.rv_dm_tl_intg_err.1250245390
/workspace/coverage/default/0.rv_dm_alert_test.1526270812
/workspace/coverage/default/0.rv_dm_cmderr_busy.1703835570
/workspace/coverage/default/0.rv_dm_cmderr_exception.84982444
/workspace/coverage/default/0.rv_dm_cmderr_not_supported.3823681839
/workspace/coverage/default/0.rv_dm_dataaddr_rw_access.2640529758
/workspace/coverage/default/0.rv_dm_hart_unavail.3121487539
/workspace/coverage/default/0.rv_dm_jtag_dmi_dm_inactive.1722412586
/workspace/coverage/default/0.rv_dm_jtag_dtm_hard_reset.1279538216
/workspace/coverage/default/0.rv_dm_mem_tl_access_halted.1729572384
/workspace/coverage/default/0.rv_dm_ndmreset_req.49858189
/workspace/coverage/default/0.rv_dm_sba_tl_access.138316911
/workspace/coverage/default/0.rv_dm_smoke.4126922848
/workspace/coverage/default/0.rv_dm_tap_fsm.3655692436
/workspace/coverage/default/1.rv_dm_abstractcmd_status.3007153698
/workspace/coverage/default/1.rv_dm_alert_test.3738532362
/workspace/coverage/default/1.rv_dm_cmderr_busy.2559198082
/workspace/coverage/default/1.rv_dm_cmderr_halt_resume.1420447192
/workspace/coverage/default/1.rv_dm_cmderr_not_supported.2152626573
/workspace/coverage/default/1.rv_dm_dataaddr_rw_access.3450130034
/workspace/coverage/default/1.rv_dm_hart_unavail.1443585466
/workspace/coverage/default/1.rv_dm_jtag_dmi_dm_inactive.457573990
/workspace/coverage/default/1.rv_dm_jtag_dtm_hard_reset.1356750424
/workspace/coverage/default/1.rv_dm_mem_tl_access_halted.3407293322
/workspace/coverage/default/1.rv_dm_mem_tl_access_resuming.2168554909
/workspace/coverage/default/1.rv_dm_progbuf_busy.131413838
/workspace/coverage/default/1.rv_dm_progbuf_read_write_execute.2930701111
/workspace/coverage/default/1.rv_dm_rom_read_access.329420887
/workspace/coverage/default/1.rv_dm_sec_cm.1135105735
/workspace/coverage/default/1.rv_dm_smoke.1747378007
/workspace/coverage/default/10.rv_dm_alert_test.3296194454
/workspace/coverage/default/11.rv_dm_alert_test.4127066304
/workspace/coverage/default/12.rv_dm_alert_test.1065686785
/workspace/coverage/default/13.rv_dm_alert_test.2684264786
/workspace/coverage/default/13.rv_dm_delayed_resp_sba_tl_access.1418151699
/workspace/coverage/default/14.rv_dm_alert_test.1942374140
/workspace/coverage/default/15.rv_dm_alert_test.2090230942
/workspace/coverage/default/16.rv_dm_alert_test.69616785
/workspace/coverage/default/17.rv_dm_alert_test.1862791499
/workspace/coverage/default/18.rv_dm_alert_test.1922775397
/workspace/coverage/default/18.rv_dm_delayed_resp_sba_tl_access.226580368
/workspace/coverage/default/19.rv_dm_alert_test.2235274662
/workspace/coverage/default/2.rv_dm_alert_test.3862300260
/workspace/coverage/default/2.rv_dm_hart_unavail.2047008222
/workspace/coverage/default/2.rv_dm_sec_cm.637687443
/workspace/coverage/default/20.rv_dm_alert_test.3957970993
/workspace/coverage/default/21.rv_dm_alert_test.3655978789
/workspace/coverage/default/22.rv_dm_alert_test.3281366884
/workspace/coverage/default/23.rv_dm_alert_test.3353894855
/workspace/coverage/default/25.rv_dm_alert_test.3097433386
/workspace/coverage/default/26.rv_dm_alert_test.3643800493
/workspace/coverage/default/27.rv_dm_alert_test.1966927429
/workspace/coverage/default/28.rv_dm_alert_test.3226388093
/workspace/coverage/default/3.rv_dm_alert_test.819903815
/workspace/coverage/default/3.rv_dm_hart_unavail.922198117
/workspace/coverage/default/3.rv_dm_sec_cm.3058423052
/workspace/coverage/default/30.rv_dm_alert_test.3810872644
/workspace/coverage/default/31.rv_dm_alert_test.2635371565
/workspace/coverage/default/32.rv_dm_alert_test.3113216181
/workspace/coverage/default/33.rv_dm_alert_test.2462244341
/workspace/coverage/default/34.rv_dm_alert_test.1222718904
/workspace/coverage/default/35.rv_dm_alert_test.2223360416
/workspace/coverage/default/36.rv_dm_alert_test.3905514690
/workspace/coverage/default/37.rv_dm_alert_test.1439887647
/workspace/coverage/default/38.rv_dm_alert_test.2415459009
/workspace/coverage/default/39.rv_dm_alert_test.4086229054
/workspace/coverage/default/4.rv_dm_alert_test.3206955818
/workspace/coverage/default/4.rv_dm_hart_unavail.144256438
/workspace/coverage/default/4.rv_dm_sec_cm.2996600477
/workspace/coverage/default/40.rv_dm_alert_test.3570186359
/workspace/coverage/default/41.rv_dm_alert_test.2728376636
/workspace/coverage/default/42.rv_dm_alert_test.1805989516
/workspace/coverage/default/43.rv_dm_alert_test.93859738
/workspace/coverage/default/44.rv_dm_alert_test.3303607590
/workspace/coverage/default/45.rv_dm_alert_test.897704822
/workspace/coverage/default/46.rv_dm_alert_test.1319470508
/workspace/coverage/default/47.rv_dm_alert_test.2150456057
/workspace/coverage/default/48.rv_dm_alert_test.3953100134
/workspace/coverage/default/49.rv_dm_alert_test.3216200916
/workspace/coverage/default/5.rv_dm_alert_test.1963175068
/workspace/coverage/default/6.rv_dm_alert_test.2852416660
/workspace/coverage/default/7.rv_dm_alert_test.5337878
/workspace/coverage/default/8.rv_dm_alert_test.3782909791
/workspace/coverage/default/9.rv_dm_alert_test.3462231098



Total test records in report: 304
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspace/coverage/default/24.rv_dm_alert_test.4165938089 May 12 02:01:28 PM PDT 24 May 12 02:01:29 PM PDT 24 30333417 ps
T2 /workspace/coverage/default/1.rv_dm_sec_cm.1135105735 May 12 02:00:21 PM PDT 24 May 12 02:00:25 PM PDT 24 3648745914 ps
T3 /workspace/coverage/default/1.rv_dm_jtag_dmi_dm_inactive.457573990 May 12 02:00:22 PM PDT 24 May 12 02:00:23 PM PDT 24 198518242 ps
T8 /workspace/coverage/default/1.rv_dm_cmderr_halt_resume.1420447192 May 12 02:00:17 PM PDT 24 May 12 02:00:19 PM PDT 24 108599846 ps
T30 /workspace/coverage/default/0.rv_dm_hart_unavail.3121487539 May 12 02:00:00 PM PDT 24 May 12 02:00:01 PM PDT 24 82583012 ps
T5 /workspace/coverage/default/1.rv_dm_mem_tl_access_halted.3407293322 May 12 02:00:17 PM PDT 24 May 12 02:00:19 PM PDT 24 114857173 ps
T4 /workspace/coverage/default/0.rv_dm_sec_cm.87434528 May 12 02:00:14 PM PDT 24 May 12 02:00:16 PM PDT 24 504816226 ps
T18 /workspace/coverage/default/0.rv_dm_jtag_dmi_dm_inactive.1722412586 May 12 01:59:59 PM PDT 24 May 12 02:00:01 PM PDT 24 110388536 ps
T31 /workspace/coverage/default/2.rv_dm_hart_unavail.2047008222 May 12 02:00:27 PM PDT 24 May 12 02:00:28 PM PDT 24 62744259 ps
T6 /workspace/coverage/default/1.rv_dm_cmderr_exception.4045414735 May 12 02:00:13 PM PDT 24 May 12 02:00:15 PM PDT 24 717434030 ps
T34 /workspace/coverage/default/3.rv_dm_delayed_resp_sba_tl_access.905306155 May 12 02:00:29 PM PDT 24 May 12 02:00:36 PM PDT 24 3216551102 ps
T7 /workspace/coverage/default/0.rv_dm_mem_tl_access_resuming.2598337488 May 12 01:59:55 PM PDT 24 May 12 01:59:56 PM PDT 24 352065329 ps
T39 /workspace/coverage/default/5.rv_dm_alert_test.1963175068 May 12 02:00:44 PM PDT 24 May 12 02:00:45 PM PDT 24 65151083 ps
T40 /workspace/coverage/default/43.rv_dm_alert_test.93859738 May 12 02:01:55 PM PDT 24 May 12 02:01:56 PM PDT 24 196496748 ps
T59 /workspace/coverage/default/10.rv_dm_alert_test.3296194454 May 12 02:00:59 PM PDT 24 May 12 02:01:00 PM PDT 24 28607749 ps
T38 /workspace/coverage/default/3.rv_dm_sec_cm.3058423052 May 12 02:00:35 PM PDT 24 May 12 02:00:37 PM PDT 24 157955362 ps
T57 /workspace/coverage/default/7.rv_dm_alert_test.5337878 May 12 02:00:49 PM PDT 24 May 12 02:00:51 PM PDT 24 22638038 ps
T55 /workspace/coverage/default/48.rv_dm_alert_test.3953100134 May 12 02:01:58 PM PDT 24 May 12 02:01:59 PM PDT 24 134648912 ps
T13 /workspace/coverage/default/0.rv_dm_abstractcmd_status.122860232 May 12 02:00:06 PM PDT 24 May 12 02:00:07 PM PDT 24 76771000 ps
T16 /workspace/coverage/default/1.rv_dm_rom_read_access.329420887 May 12 02:00:20 PM PDT 24 May 12 02:00:21 PM PDT 24 74666667 ps
T58 /workspace/coverage/default/44.rv_dm_alert_test.3303607590 May 12 02:01:51 PM PDT 24 May 12 02:01:52 PM PDT 24 36028280 ps
T56 /workspace/coverage/default/29.rv_dm_alert_test.2320961024 May 12 02:01:37 PM PDT 24 May 12 02:01:38 PM PDT 24 65223908 ps
T60 /workspace/coverage/default/37.rv_dm_alert_test.1439887647 May 12 02:01:43 PM PDT 24 May 12 02:01:44 PM PDT 24 59205678 ps
T24 /workspace/coverage/default/0.rv_dm_tap_fsm.3655692436 May 12 01:59:45 PM PDT 24 May 12 01:59:50 PM PDT 24 3907653271 ps
T19 /workspace/coverage/default/0.rv_dm_dataaddr_rw_access.2640529758 May 12 01:59:58 PM PDT 24 May 12 01:59:59 PM PDT 24 112068626 ps
T65 /workspace/coverage/default/22.rv_dm_alert_test.3281366884 May 12 02:01:28 PM PDT 24 May 12 02:01:30 PM PDT 24 31951648 ps
T81 /workspace/coverage/default/3.rv_dm_hart_unavail.922198117 May 12 02:00:32 PM PDT 24 May 12 02:00:33 PM PDT 24 42304756 ps
T20 /workspace/coverage/default/1.rv_dm_ndmreset_req.512317845 May 12 02:00:20 PM PDT 24 May 12 02:00:22 PM PDT 24 151103966 ps
T116 /workspace/coverage/default/13.rv_dm_alert_test.2684264786 May 12 02:01:03 PM PDT 24 May 12 02:01:04 PM PDT 24 50850037 ps
T37 /workspace/coverage/default/1.rv_dm_jtag_dmi_debug_disabled.3387189897 May 12 02:00:23 PM PDT 24 May 12 02:00:24 PM PDT 24 62814536 ps
T35 /workspace/coverage/default/12.rv_dm_bad_sba_tl_access.2306184270 May 12 02:01:01 PM PDT 24 May 12 02:01:04 PM PDT 24 502047705 ps
T156 /workspace/coverage/default/31.rv_dm_alert_test.2635371565 May 12 02:01:38 PM PDT 24 May 12 02:01:40 PM PDT 24 30887834 ps
T162 /workspace/coverage/default/23.rv_dm_alert_test.3353894855 May 12 02:01:32 PM PDT 24 May 12 02:01:33 PM PDT 24 30132685 ps
T14 /workspace/coverage/default/0.rv_dm_progbuf_busy.3162281003 May 12 02:00:05 PM PDT 24 May 12 02:00:07 PM PDT 24 236903363 ps
T117 /workspace/coverage/default/38.rv_dm_alert_test.2415459009 May 12 02:01:44 PM PDT 24 May 12 02:01:45 PM PDT 24 28846739 ps
T36 /workspace/coverage/default/13.rv_dm_delayed_resp_sba_tl_access.1418151699 May 12 02:01:02 PM PDT 24 May 12 02:01:04 PM PDT 24 696674067 ps
T153 /workspace/coverage/default/40.rv_dm_alert_test.3570186359 May 12 02:01:47 PM PDT 24 May 12 02:01:49 PM PDT 24 40118503 ps
T41 /workspace/coverage/default/1.rv_dm_jtag_dtm_hard_reset.1356750424 May 12 02:00:23 PM PDT 24 May 12 02:00:27 PM PDT 24 1170640171 ps
T122 /workspace/coverage/default/12.rv_dm_alert_test.1065686785 May 12 02:01:00 PM PDT 24 May 12 02:01:01 PM PDT 24 59200159 ps
T146 /workspace/coverage/default/25.rv_dm_alert_test.3097433386 May 12 02:01:28 PM PDT 24 May 12 02:01:30 PM PDT 24 34332461 ps
T62 /workspace/coverage/default/14.rv_dm_alert_test.1942374140 May 12 02:01:06 PM PDT 24 May 12 02:01:07 PM PDT 24 30649245 ps
T136 /workspace/coverage/default/32.rv_dm_alert_test.3113216181 May 12 02:01:35 PM PDT 24 May 12 02:01:36 PM PDT 24 24671068 ps
T27 /workspace/coverage/default/1.rv_dm_progbuf_read_write_execute.2930701111 May 12 02:00:23 PM PDT 24 May 12 02:00:24 PM PDT 24 64607709 ps
T28 /workspace/coverage/default/0.rv_dm_progbuf_read_write_execute.238236456 May 12 02:00:08 PM PDT 24 May 12 02:00:09 PM PDT 24 141597874 ps
T17 /workspace/coverage/default/0.rv_dm_rom_read_access.2824363463 May 12 02:00:06 PM PDT 24 May 12 02:00:07 PM PDT 24 83886536 ps
T42 /workspace/coverage/default/2.rv_dm_sec_cm.637687443 May 12 02:00:28 PM PDT 24 May 12 02:00:30 PM PDT 24 139602309 ps
T163 /workspace/coverage/default/39.rv_dm_alert_test.4086229054 May 12 02:01:44 PM PDT 24 May 12 02:01:45 PM PDT 24 41030656 ps
T22 /workspace/coverage/default/1.rv_dm_progbuf_busy.131413838 May 12 02:00:25 PM PDT 24 May 12 02:00:26 PM PDT 24 40629445 ps
T143 /workspace/coverage/default/6.rv_dm_alert_test.2852416660 May 12 02:00:48 PM PDT 24 May 12 02:00:49 PM PDT 24 80154121 ps
T21 /workspace/coverage/default/1.rv_dm_dataaddr_rw_access.3450130034 May 12 02:00:17 PM PDT 24 May 12 02:00:18 PM PDT 24 74018997 ps
T159 /workspace/coverage/default/15.rv_dm_alert_test.2090230942 May 12 02:01:14 PM PDT 24 May 12 02:01:15 PM PDT 24 35071226 ps
T15 /workspace/coverage/default/1.rv_dm_mem_tl_access_resuming.2168554909 May 12 02:00:18 PM PDT 24 May 12 02:00:21 PM PDT 24 969942484 ps
T23 /workspace/coverage/default/0.rv_dm_cmderr_exception.84982444 May 12 01:59:56 PM PDT 24 May 12 01:59:58 PM PDT 24 310629905 ps
T164 /workspace/coverage/default/3.rv_dm_alert_test.819903815 May 12 02:00:33 PM PDT 24 May 12 02:00:34 PM PDT 24 25185809 ps
T61 /workspace/coverage/default/8.rv_dm_alert_test.3782909791 May 12 02:00:54 PM PDT 24 May 12 02:00:55 PM PDT 24 45796015 ps
T150 /workspace/coverage/default/27.rv_dm_alert_test.1966927429 May 12 02:01:33 PM PDT 24 May 12 02:01:34 PM PDT 24 73731875 ps
T147 /workspace/coverage/default/49.rv_dm_alert_test.3216200916 May 12 02:01:58 PM PDT 24 May 12 02:02:00 PM PDT 24 34797427 ps
T165 /workspace/coverage/default/45.rv_dm_alert_test.897704822 May 12 02:01:54 PM PDT 24 May 12 02:01:55 PM PDT 24 47533621 ps
T137 /workspace/coverage/default/2.rv_dm_alert_test.3862300260 May 12 02:00:31 PM PDT 24 May 12 02:00:32 PM PDT 24 35095232 ps
T166 /workspace/coverage/default/34.rv_dm_alert_test.1222718904 May 12 02:01:35 PM PDT 24 May 12 02:01:37 PM PDT 24 38677814 ps
T25 /workspace/coverage/default/0.rv_dm_smoke.4126922848 May 12 01:59:45 PM PDT 24 May 12 01:59:47 PM PDT 24 195207113 ps
T138 /workspace/coverage/default/36.rv_dm_alert_test.3905514690 May 12 02:01:41 PM PDT 24 May 12 02:01:42 PM PDT 24 33132638 ps
T43 /workspace/coverage/default/0.rv_dm_jtag_dtm_hard_reset.1279538216 May 12 02:00:03 PM PDT 24 May 12 02:00:04 PM PDT 24 209476437 ps
T145 /workspace/coverage/default/46.rv_dm_alert_test.1319470508 May 12 02:01:55 PM PDT 24 May 12 02:01:56 PM PDT 24 30660091 ps
T142 /workspace/coverage/default/16.rv_dm_alert_test.69616785 May 12 02:01:12 PM PDT 24 May 12 02:01:13 PM PDT 24 58994488 ps
T160 /workspace/coverage/default/11.rv_dm_alert_test.4127066304 May 12 02:01:01 PM PDT 24 May 12 02:01:02 PM PDT 24 32745408 ps
T9 /workspace/coverage/default/0.rv_dm_cmderr_halt_resume.1617070598 May 12 02:00:03 PM PDT 24 May 12 02:00:05 PM PDT 24 280977313 ps
T149 /workspace/coverage/default/18.rv_dm_alert_test.1922775397 May 12 02:01:24 PM PDT 24 May 12 02:01:25 PM PDT 24 19484102 ps
T167 /workspace/coverage/default/26.rv_dm_alert_test.3643800493 May 12 02:01:31 PM PDT 24 May 12 02:01:32 PM PDT 24 24844232 ps
T152 /workspace/coverage/default/19.rv_dm_alert_test.2235274662 May 12 02:01:26 PM PDT 24 May 12 02:01:27 PM PDT 24 29407406 ps
T83 /workspace/coverage/default/18.rv_dm_delayed_resp_sba_tl_access.226580368 May 12 02:01:21 PM PDT 24 May 12 02:01:26 PM PDT 24 2806396635 ps
T157 /workspace/coverage/default/28.rv_dm_alert_test.3226388093 May 12 02:01:33 PM PDT 24 May 12 02:01:34 PM PDT 24 74481416 ps
T148 /workspace/coverage/default/35.rv_dm_alert_test.2223360416 May 12 02:01:43 PM PDT 24 May 12 02:01:44 PM PDT 24 31196666 ps
T10 /workspace/coverage/default/1.rv_dm_cmderr_not_supported.2152626573 May 12 02:00:14 PM PDT 24 May 12 02:00:17 PM PDT 24 2055482584 ps
T44 /workspace/coverage/default/4.rv_dm_sec_cm.2996600477 May 12 02:00:40 PM PDT 24 May 12 02:00:42 PM PDT 24 241624801 ps
T141 /workspace/coverage/default/33.rv_dm_alert_test.2462244341 May 12 02:01:41 PM PDT 24 May 12 02:01:43 PM PDT 24 53265220 ps
T84 /workspace/coverage/default/0.rv_dm_sba_tl_access.138316911 May 12 01:59:46 PM PDT 24 May 12 01:59:53 PM PDT 24 2746714901 ps
T11 /workspace/coverage/default/0.rv_dm_cmderr_not_supported.3823681839 May 12 01:59:53 PM PDT 24 May 12 01:59:58 PM PDT 24 6682247131 ps
T85 /workspace/coverage/default/10.rv_dm_delayed_resp_sba_tl_access.1278599246 May 12 02:00:57 PM PDT 24 May 12 02:01:03 PM PDT 24 3359427404 ps
T161 /workspace/coverage/default/4.rv_dm_alert_test.3206955818 May 12 02:00:39 PM PDT 24 May 12 02:00:40 PM PDT 24 28389318 ps
T154 /workspace/coverage/default/20.rv_dm_alert_test.3957970993 May 12 02:01:25 PM PDT 24 May 12 02:01:26 PM PDT 24 54644080 ps
T144 /workspace/coverage/default/9.rv_dm_alert_test.3462231098 May 12 02:00:54 PM PDT 24 May 12 02:00:55 PM PDT 24 252362758 ps
T158 /workspace/coverage/default/42.rv_dm_alert_test.1805989516 May 12 02:01:49 PM PDT 24 May 12 02:01:50 PM PDT 24 142524368 ps
T29 /workspace/coverage/default/1.rv_dm_abstractcmd_status.3007153698 May 12 02:00:23 PM PDT 24 May 12 02:00:25 PM PDT 24 36994216 ps
T140 /workspace/coverage/default/17.rv_dm_alert_test.1862791499 May 12 02:01:20 PM PDT 24 May 12 02:01:21 PM PDT 24 166013197 ps
T155 /workspace/coverage/default/41.rv_dm_alert_test.2728376636 May 12 02:01:47 PM PDT 24 May 12 02:01:49 PM PDT 24 62299787 ps
T12 /workspace/coverage/default/31.rv_dm_stress_all.3122046784 May 12 02:01:35 PM PDT 24 May 12 02:01:47 PM PDT 24 3606002622 ps
T151 /workspace/coverage/default/21.rv_dm_alert_test.3655978789 May 12 02:01:24 PM PDT 24 May 12 02:01:25 PM PDT 24 105813608 ps
T26 /workspace/coverage/default/0.rv_dm_ndmreset_req.49858189 May 12 01:59:59 PM PDT 24 May 12 02:00:01 PM PDT 24 1710477965 ps
T48 /workspace/coverage/default/1.rv_dm_smoke.1747378007 May 12 02:00:09 PM PDT 24 May 12 02:00:12 PM PDT 24 445491295 ps
T139 /workspace/coverage/default/0.rv_dm_alert_test.1526270812 May 12 02:00:15 PM PDT 24 May 12 02:00:16 PM PDT 24 29223196 ps
T168 /workspace/coverage/default/1.rv_dm_hart_unavail.1443585466 May 12 02:00:15 PM PDT 24 May 12 02:00:17 PM PDT 24 38223398 ps
T32 /workspace/coverage/default/1.rv_dm_cmderr_busy.2559198082 May 12 02:00:14 PM PDT 24 May 12 02:00:18 PM PDT 24 2344151692 ps
T169 /workspace/coverage/default/47.rv_dm_alert_test.2150456057 May 12 02:01:55 PM PDT 24 May 12 02:01:56 PM PDT 24 26780569 ps
T170 /workspace/coverage/default/4.rv_dm_hart_unavail.144256438 May 12 02:00:36 PM PDT 24 May 12 02:00:37 PM PDT 24 39540764 ps
T135 /workspace/coverage/default/0.rv_dm_mem_tl_access_halted.1729572384 May 12 01:59:54 PM PDT 24 May 12 01:59:56 PM PDT 24 173267679 ps
T33 /workspace/coverage/default/0.rv_dm_cmderr_busy.1703835570 May 12 01:59:52 PM PDT 24 May 12 01:59:58 PM PDT 24 2343033576 ps
T171 /workspace/coverage/default/30.rv_dm_alert_test.3810872644 May 12 02:01:42 PM PDT 24 May 12 02:01:43 PM PDT 24 32652953 ps
T172 /workspace/coverage/default/1.rv_dm_alert_test.3738532362 May 12 02:00:22 PM PDT 24 May 12 02:00:23 PM PDT 24 57782418 ps
T54 /workspace/coverage/cover_reg_top/17.rv_dm_tl_errors.2857391327 May 12 02:15:49 PM PDT 24 May 12 02:15:55 PM PDT 24 350117179 ps
T173 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_rw.1500230857 May 12 02:15:27 PM PDT 24 May 12 02:15:29 PM PDT 24 874960635 ps
T49 /workspace/coverage/cover_reg_top/15.rv_dm_jtag_dmi_csr_rw.3169312302 May 12 02:15:49 PM PDT 24 May 12 02:15:52 PM PDT 24 560920595 ps
T174 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_rw.136451382 May 12 02:15:35 PM PDT 24 May 12 02:15:38 PM PDT 24 563816284 ps
T50 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_aliasing.1122128127 May 12 02:15:30 PM PDT 24 May 12 02:15:31 PM PDT 24 159619054 ps
T45 /workspace/coverage/cover_reg_top/18.rv_dm_tap_fsm_rand_reset.2644643745 May 12 02:15:50 PM PDT 24 May 12 02:16:22 PM PDT 24 24977262818 ps
T46 /workspace/coverage/cover_reg_top/10.rv_dm_tl_intg_err.3492791487 May 12 02:15:47 PM PDT 24 May 12 02:16:07 PM PDT 24 4730992909 ps
T53 /workspace/coverage/cover_reg_top/2.rv_dm_tl_intg_err.2499671737 May 12 02:15:31 PM PDT 24 May 12 02:15:42 PM PDT 24 975438632 ps
T71 /workspace/coverage/cover_reg_top/19.rv_dm_same_csr_outstanding.2999795663 May 12 02:15:54 PM PDT 24 May 12 02:16:02 PM PDT 24 1840984483 ps
T175 /workspace/coverage/cover_reg_top/7.rv_dm_jtag_dmi_csr_rw.2296450539 May 12 02:15:45 PM PDT 24 May 12 02:15:47 PM PDT 24 195099538 ps
T72 /workspace/coverage/cover_reg_top/0.rv_dm_same_csr_outstanding.635651381 May 12 02:15:10 PM PDT 24 May 12 02:15:14 PM PDT 24 315287372 ps
T63 /workspace/coverage/cover_reg_top/18.rv_dm_csr_mem_rw_with_rand_reset.410529804 May 12 02:15:51 PM PDT 24 May 12 02:15:58 PM PDT 24 4686469736 ps
T47 /workspace/coverage/cover_reg_top/25.rv_dm_tap_fsm_rand_reset.3141447052 May 12 02:15:53 PM PDT 24 May 12 02:16:07 PM PDT 24 23057514185 ps
T73 /workspace/coverage/cover_reg_top/14.rv_dm_same_csr_outstanding.4129224815 May 12 02:15:48 PM PDT 24 May 12 02:15:56 PM PDT 24 1843288771 ps
T176 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_rw.3750897196 May 12 02:15:33 PM PDT 24 May 12 02:15:35 PM PDT 24 425538825 ps
T64 /workspace/coverage/cover_reg_top/12.rv_dm_tl_errors.3198646508 May 12 02:15:44 PM PDT 24 May 12 02:15:48 PM PDT 24 201256520 ps
T66 /workspace/coverage/cover_reg_top/4.rv_dm_tl_intg_err.3840829153 May 12 02:15:36 PM PDT 24 May 12 02:15:56 PM PDT 24 3369755186 ps
T51 /workspace/coverage/cover_reg_top/12.rv_dm_jtag_dtm_csr_rw.2221457884 May 12 02:15:55 PM PDT 24 May 12 02:15:57 PM PDT 24 50423804 ps
T177 /workspace/coverage/cover_reg_top/2.rv_dm_mem_walk.2897971869 May 12 02:15:31 PM PDT 24 May 12 02:15:32 PM PDT 24 47048322 ps
T52 /workspace/coverage/cover_reg_top/15.rv_dm_jtag_dtm_csr_rw.730015142 May 12 02:15:46 PM PDT 24 May 12 02:15:48 PM PDT 24 70477939 ps
T178 /workspace/coverage/cover_reg_top/11.rv_dm_jtag_dtm_csr_rw.1835112713 May 12 02:15:45 PM PDT 24 May 12 02:15:47 PM PDT 24 92053258 ps
T74 /workspace/coverage/cover_reg_top/11.rv_dm_csr_rw.3132169724 May 12 02:15:49 PM PDT 24 May 12 02:15:51 PM PDT 24 50099979 ps
T67 /workspace/coverage/cover_reg_top/11.rv_dm_tl_errors.696111925 May 12 02:15:46 PM PDT 24 May 12 02:15:52 PM PDT 24 89797800 ps
T179 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_aliasing.400876659 May 12 02:15:33 PM PDT 24 May 12 02:16:30 PM PDT 24 16544583332 ps
T68 /workspace/coverage/cover_reg_top/13.rv_dm_tl_intg_err.4174111494 May 12 02:15:49 PM PDT 24 May 12 02:16:06 PM PDT 24 1760572542 ps
T69 /workspace/coverage/cover_reg_top/0.rv_dm_csr_mem_rw_with_rand_reset.767600464 May 12 02:15:12 PM PDT 24 May 12 02:15:21 PM PDT 24 4762348619 ps
T75 /workspace/coverage/cover_reg_top/0.rv_dm_csr_rw.1660935249 May 12 02:15:11 PM PDT 24 May 12 02:15:15 PM PDT 24 97094421 ps
T76 /workspace/coverage/cover_reg_top/0.rv_dm_csr_aliasing.2387866821 May 12 02:15:09 PM PDT 24 May 12 02:15:36 PM PDT 24 552899880 ps
T180 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_bit_bash.3857747422 May 12 02:15:17 PM PDT 24 May 12 02:16:35 PM PDT 24 18756709274 ps
T181 /workspace/coverage/cover_reg_top/5.rv_dm_jtag_dmi_csr_rw.3645895915 May 12 02:15:39 PM PDT 24 May 12 02:15:41 PM PDT 24 176488786 ps
T77 /workspace/coverage/cover_reg_top/2.rv_dm_csr_aliasing.1627042407 May 12 02:15:23 PM PDT 24 May 12 02:15:50 PM PDT 24 1134162950 ps
T182 /workspace/coverage/cover_reg_top/1.rv_dm_mem_walk.2622498367 May 12 02:15:16 PM PDT 24 May 12 02:15:17 PM PDT 24 51236176 ps
T70 /workspace/coverage/cover_reg_top/5.rv_dm_tl_errors.3154536147 May 12 02:15:39 PM PDT 24 May 12 02:15:45 PM PDT 24 695817876 ps
T82 /workspace/coverage/cover_reg_top/1.rv_dm_tl_errors.385220150 May 12 02:15:14 PM PDT 24 May 12 02:15:17 PM PDT 24 80411759 ps
T78 /workspace/coverage/cover_reg_top/18.rv_dm_same_csr_outstanding.4126710727 May 12 02:15:50 PM PDT 24 May 12 02:15:55 PM PDT 24 78388285 ps
T79 /workspace/coverage/cover_reg_top/17.rv_dm_same_csr_outstanding.150363578 May 12 02:15:56 PM PDT 24 May 12 02:16:00 PM PDT 24 203861114 ps
T183 /workspace/coverage/cover_reg_top/17.rv_dm_jtag_dmi_csr_rw.198392561 May 12 02:15:50 PM PDT 24 May 12 02:15:53 PM PDT 24 611165226 ps
T80 /workspace/coverage/cover_reg_top/3.rv_dm_same_csr_outstanding.2328060473 May 12 02:15:32 PM PDT 24 May 12 02:15:36 PM PDT 24 82467977 ps
T184 /workspace/coverage/cover_reg_top/12.rv_dm_jtag_dmi_csr_rw.1038872049 May 12 02:15:54 PM PDT 24 May 12 02:15:59 PM PDT 24 836764326 ps
T185 /workspace/coverage/cover_reg_top/1.rv_dm_csr_mem_rw_with_rand_reset.1453972441 May 12 02:15:22 PM PDT 24 May 12 02:15:27 PM PDT 24 1873662443 ps
T118 /workspace/coverage/cover_reg_top/15.rv_dm_csr_mem_rw_with_rand_reset.1592063615 May 12 02:15:50 PM PDT 24 May 12 02:15:56 PM PDT 24 609010685 ps
T91 /workspace/coverage/cover_reg_top/7.rv_dm_same_csr_outstanding.2466215828 May 12 02:15:43 PM PDT 24 May 12 02:15:47 PM PDT 24 90082051 ps
T133 /workspace/coverage/cover_reg_top/2.rv_dm_tap_fsm_rand_reset.3094245226 May 12 02:15:28 PM PDT 24 May 12 02:15:44 PM PDT 24 8110569648 ps
T186 /workspace/coverage/cover_reg_top/2.rv_dm_csr_bit_bash.2647267025 May 12 02:15:28 PM PDT 24 May 12 02:16:05 PM PDT 24 13242708654 ps
T119 /workspace/coverage/cover_reg_top/9.rv_dm_tl_intg_err.1250245390 May 12 02:15:43 PM PDT 24 May 12 02:16:02 PM PDT 24 2904386223 ps
T86 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_hw_reset.864468605 May 12 02:15:32 PM PDT 24 May 12 02:15:35 PM PDT 24 1260701666 ps
T187 /workspace/coverage/cover_reg_top/2.rv_dm_csr_mem_rw_with_rand_reset.1855952373 May 12 02:15:30 PM PDT 24 May 12 02:15:35 PM PDT 24 2039958195 ps
T188 /workspace/coverage/cover_reg_top/0.rv_dm_tl_errors.2315674247 May 12 02:15:11 PM PDT 24 May 12 02:15:15 PM PDT 24 89925677 ps
T189 /workspace/coverage/cover_reg_top/19.rv_dm_jtag_dtm_csr_rw.3982737152 May 12 02:15:53 PM PDT 24 May 12 02:15:55 PM PDT 24 42195739 ps
T87 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_hw_reset.1126026850 May 12 02:15:10 PM PDT 24 May 12 02:15:14 PM PDT 24 546982447 ps
T92 /workspace/coverage/cover_reg_top/1.rv_dm_csr_rw.463370695 May 12 02:15:22 PM PDT 24 May 12 02:15:25 PM PDT 24 206554313 ps
T190 /workspace/coverage/cover_reg_top/8.rv_dm_jtag_dmi_csr_rw.1286829469 May 12 02:15:42 PM PDT 24 May 12 02:15:45 PM PDT 24 659992546 ps
T93 /workspace/coverage/cover_reg_top/19.rv_dm_csr_rw.2660718702 May 12 02:15:54 PM PDT 24 May 12 02:15:58 PM PDT 24 1148002555 ps
T132 /workspace/coverage/cover_reg_top/11.rv_dm_tl_intg_err.2304069804 May 12 02:15:46 PM PDT 24 May 12 02:15:57 PM PDT 24 995896554 ps
T94 /workspace/coverage/cover_reg_top/9.rv_dm_csr_rw.2105551510 May 12 02:15:46 PM PDT 24 May 12 02:15:48 PM PDT 24 59198108 ps
T191 /workspace/coverage/cover_reg_top/12.rv_dm_tl_intg_err.2424805063 May 12 02:15:48 PM PDT 24 May 12 02:16:00 PM PDT 24 718010004 ps
T192 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_bit_bash.1177454472 May 12 02:15:36 PM PDT 24 May 12 02:16:15 PM PDT 24 16304845438 ps
T120 /workspace/coverage/cover_reg_top/10.rv_dm_tl_errors.3778282725 May 12 02:15:46 PM PDT 24 May 12 02:15:49 PM PDT 24 132336693 ps
T95 /workspace/coverage/cover_reg_top/6.rv_dm_csr_rw.1731873252 May 12 02:15:40 PM PDT 24 May 12 02:15:43 PM PDT 24 331557487 ps
T113 /workspace/coverage/cover_reg_top/15.rv_dm_same_csr_outstanding.2945488408 May 12 02:15:49 PM PDT 24 May 12 02:15:55 PM PDT 24 425856183 ps
T96 /workspace/coverage/cover_reg_top/5.rv_dm_csr_rw.750921924 May 12 02:15:44 PM PDT 24 May 12 02:15:46 PM PDT 24 66233809 ps
T193 /workspace/coverage/cover_reg_top/18.rv_dm_jtag_dmi_csr_rw.2713036276 May 12 02:15:51 PM PDT 24 May 12 02:15:53 PM PDT 24 251309388 ps
T194 /workspace/coverage/cover_reg_top/18.rv_dm_jtag_dtm_csr_rw.3132062836 May 12 02:15:49 PM PDT 24 May 12 02:15:50 PM PDT 24 102703922 ps
T195 /workspace/coverage/cover_reg_top/8.rv_dm_jtag_dtm_csr_rw.3581024129 May 12 02:15:45 PM PDT 24 May 12 02:15:47 PM PDT 24 70510547 ps
T123 /workspace/coverage/cover_reg_top/6.rv_dm_tl_errors.2723851096 May 12 02:15:39 PM PDT 24 May 12 02:15:43 PM PDT 24 279841676 ps
T196 /workspace/coverage/cover_reg_top/0.rv_dm_mem_partial_access.2419347414 May 12 02:15:12 PM PDT 24 May 12 02:15:14 PM PDT 24 20980195 ps
T197 /workspace/coverage/cover_reg_top/4.rv_dm_mem_walk.2843199238 May 12 02:15:39 PM PDT 24 May 12 02:15:40 PM PDT 24 57907423 ps
T97 /workspace/coverage/cover_reg_top/3.rv_dm_csr_aliasing.93822990 May 12 02:15:29 PM PDT 24 May 12 02:16:46 PM PDT 24 4533472676 ps
T198 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_bit_bash.3516931441 May 12 02:15:33 PM PDT 24 May 12 02:15:36 PM PDT 24 477201863 ps
T199 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_hw_reset.2719268756 May 12 02:15:36 PM PDT 24 May 12 02:15:38 PM PDT 24 117610564 ps
T134 /workspace/coverage/cover_reg_top/29.rv_dm_tap_fsm_rand_reset.3532317717 May 12 02:15:52 PM PDT 24 May 12 02:16:07 PM PDT 24 13496063591 ps
T200 /workspace/coverage/cover_reg_top/16.rv_dm_jtag_dtm_csr_rw.3551454321 May 12 02:15:50 PM PDT 24 May 12 02:15:52 PM PDT 24 81033358 ps
T201 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_hw_reset.942662613 May 12 02:15:26 PM PDT 24 May 12 02:15:27 PM PDT 24 441515992 ps
T202 /workspace/coverage/cover_reg_top/16.rv_dm_csr_mem_rw_with_rand_reset.3885113456 May 12 02:15:49 PM PDT 24 May 12 02:15:55 PM PDT 24 641905524 ps
T203 /workspace/coverage/cover_reg_top/8.rv_dm_csr_mem_rw_with_rand_reset.3510831220 May 12 02:15:45 PM PDT 24 May 12 02:15:50 PM PDT 24 126796183 ps
T124 /workspace/coverage/cover_reg_top/11.rv_dm_csr_mem_rw_with_rand_reset.1067718638 May 12 02:15:45 PM PDT 24 May 12 02:15:50 PM PDT 24 95594815 ps
T104 /workspace/coverage/cover_reg_top/0.rv_dm_csr_hw_reset.2286235388 May 12 02:15:10 PM PDT 24 May 12 02:15:13 PM PDT 24 714566150 ps
T105 /workspace/coverage/cover_reg_top/7.rv_dm_csr_rw.2381477195 May 12 02:15:42 PM PDT 24 May 12 02:15:44 PM PDT 24 183054691 ps
T98 /workspace/coverage/cover_reg_top/13.rv_dm_csr_rw.4155513106 May 12 02:15:46 PM PDT 24 May 12 02:15:48 PM PDT 24 49430816 ps
T114 /workspace/coverage/cover_reg_top/9.rv_dm_same_csr_outstanding.3872362039 May 12 02:15:43 PM PDT 24 May 12 02:15:51 PM PDT 24 1785474958 ps
T204 /workspace/coverage/cover_reg_top/13.rv_dm_jtag_dtm_csr_rw.1098694115 May 12 02:15:55 PM PDT 24 May 12 02:15:57 PM PDT 24 140667016 ps
T115 /workspace/coverage/cover_reg_top/5.rv_dm_same_csr_outstanding.3674013659 May 12 02:15:39 PM PDT 24 May 12 02:15:43 PM PDT 24 500956882 ps
T205 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_hw_reset.1944051872 May 12 02:15:05 PM PDT 24 May 12 02:15:07 PM PDT 24 124458073 ps
T88 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_hw_reset.3063489048 May 12 02:15:11 PM PDT 24 May 12 02:15:15 PM PDT 24 527605703 ps
T206 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_hw_reset.4036654702 May 12 02:15:10 PM PDT 24 May 12 02:15:11 PM PDT 24 87398219 ps
T207 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_aliasing.2844670693 May 12 02:15:12 PM PDT 24 May 12 02:15:14 PM PDT 24 43657325 ps
T208 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_rw.1877393243 May 12 02:15:28 PM PDT 24 May 12 02:15:29 PM PDT 24 50052052 ps
T106 /workspace/coverage/cover_reg_top/17.rv_dm_csr_rw.4136837632 May 12 02:15:50 PM PDT 24 May 12 02:15:54 PM PDT 24 426947833 ps
T209 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_rw.2075142945 May 12 02:15:06 PM PDT 24 May 12 02:15:07 PM PDT 24 44161545 ps
T210 /workspace/coverage/cover_reg_top/13.rv_dm_tap_fsm_rand_reset.3760473012 May 12 02:15:50 PM PDT 24 May 12 02:16:01 PM PDT 24 8644544392 ps
T211 /workspace/coverage/cover_reg_top/3.rv_dm_mem_walk.4144783359 May 12 02:15:32 PM PDT 24 May 12 02:15:33 PM PDT 24 61549562 ps
T212 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_rw.2286438879 May 12 02:15:12 PM PDT 24 May 12 02:15:15 PM PDT 24 1205302850 ps
T213 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_aliasing.3753054569 May 12 02:15:11 PM PDT 24 May 12 02:15:33 PM PDT 24 5504703313 ps
T214 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_bit_bash.669748692 May 12 02:15:11 PM PDT 24 May 12 02:15:26 PM PDT 24 4426788007 ps
T215 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_bit_bash.1344424915 May 12 02:15:31 PM PDT 24 May 12 02:15:34 PM PDT 24 376859958 ps
T216 /workspace/coverage/cover_reg_top/9.rv_dm_tap_fsm_rand_reset.863753243 May 12 02:15:41 PM PDT 24 May 12 02:16:07 PM PDT 24 25188317126 ps
T217 /workspace/coverage/cover_reg_top/14.rv_dm_jtag_dtm_csr_rw.1641300421 May 12 02:15:46 PM PDT 24 May 12 02:15:47 PM PDT 24 161349130 ps
T125 /workspace/coverage/cover_reg_top/4.rv_dm_tl_errors.2354819062 May 12 02:15:44 PM PDT 24 May 12 02:15:47 PM PDT 24 125214319 ps
T218 /workspace/coverage/cover_reg_top/13.rv_dm_csr_mem_rw_with_rand_reset.773499210 May 12 02:15:45 PM PDT 24 May 12 02:15:50 PM PDT 24 478764085 ps
T219 /workspace/coverage/cover_reg_top/4.rv_dm_tap_fsm_rand_reset.4192086469 May 12 02:15:38 PM PDT 24 May 12 02:16:24 PM PDT 24 12487077716 ps
T130 /workspace/coverage/cover_reg_top/14.rv_dm_tl_intg_err.1940808683 May 12 02:15:50 PM PDT 24 May 12 02:16:10 PM PDT 24 1094544661 ps
T220 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_aliasing.3585006561 May 12 02:15:10 PM PDT 24 May 12 02:15:12 PM PDT 24 94260682 ps
T221 /workspace/coverage/cover_reg_top/17.rv_dm_csr_mem_rw_with_rand_reset.1931941507 May 12 02:15:53 PM PDT 24 May 12 02:15:59 PM PDT 24 4373377274 ps
T222 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_rw.677474437 May 12 02:15:31 PM PDT 24 May 12 02:15:32 PM PDT 24 59925870 ps
T99 /workspace/coverage/cover_reg_top/4.rv_dm_same_csr_outstanding.2507167603 May 12 02:15:40 PM PDT 24 May 12 02:15:49 PM PDT 24 2237374175 ps
T223 /workspace/coverage/cover_reg_top/3.rv_dm_mem_partial_access.1923643496 May 12 02:15:33 PM PDT 24 May 12 02:15:34 PM PDT 24 30612944 ps
T224 /workspace/coverage/cover_reg_top/18.rv_dm_tl_errors.3050149173 May 12 02:15:53 PM PDT 24 May 12 02:15:59 PM PDT 24 3290205896 ps
T225 /workspace/coverage/cover_reg_top/1.rv_dm_csr_aliasing.1426917599 May 12 02:15:10 PM PDT 24 May 12 02:16:28 PM PDT 24 9147719723 ps
T226 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_bit_bash.2307043293 May 12 02:15:11 PM PDT 24 May 12 02:15:16 PM PDT 24 1680647816 ps
T227 /workspace/coverage/cover_reg_top/5.rv_dm_jtag_dtm_csr_rw.3165478945 May 12 02:15:39 PM PDT 24 May 12 02:15:41 PM PDT 24 21575713 ps
T228 /workspace/coverage/cover_reg_top/2.rv_dm_tl_errors.3653578717 May 12 02:15:24 PM PDT 24 May 12 02:15:29 PM PDT 24 198336534 ps
T229 /workspace/coverage/cover_reg_top/1.rv_dm_mem_partial_access.3725507230 May 12 02:15:17 PM PDT 24 May 12 02:15:18 PM PDT 24 71605471 ps
T230 /workspace/coverage/cover_reg_top/35.rv_dm_tap_fsm_rand_reset.3471729804 May 12 02:15:54 PM PDT 24 May 12 02:16:25 PM PDT 24 21898421458 ps
T231 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_bit_bash.2140880856 May 12 02:15:31 PM PDT 24 May 12 02:15:34 PM PDT 24 1378498389 ps
T232 /workspace/coverage/cover_reg_top/3.rv_dm_tl_errors.2635128720 May 12 02:15:31 PM PDT 24 May 12 02:15:34 PM PDT 24 301990171 ps
T233 /workspace/coverage/cover_reg_top/11.rv_dm_jtag_dmi_csr_rw.3737098700 May 12 02:15:44 PM PDT 24 May 12 02:15:46 PM PDT 24 352119566 ps
T234 /workspace/coverage/cover_reg_top/8.rv_dm_same_csr_outstanding.2393256459 May 12 02:15:43 PM PDT 24 May 12 02:15:47 PM PDT 24 158862547 ps
T235 /workspace/coverage/cover_reg_top/7.rv_dm_tl_errors.431280 May 12 02:15:40 PM PDT 24 May 12 02:15:43 PM PDT 24 71630748 ps
T126 /workspace/coverage/cover_reg_top/1.rv_dm_tl_intg_err.1711395250 May 12 02:15:16 PM PDT 24 May 12 02:15:37 PM PDT 24 1096864834 ps
T236 /workspace/coverage/cover_reg_top/13.rv_dm_jtag_dmi_csr_rw.4008701033 May 12 02:15:48 PM PDT 24 May 12 02:15:50 PM PDT 24 373606390 ps
T237 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_rw.4622407 May 12 02:15:35 PM PDT 24 May 12 02:15:36 PM PDT 24 23415047 ps
T238 /workspace/coverage/cover_reg_top/7.rv_dm_csr_mem_rw_with_rand_reset.2411841565 May 12 02:15:42 PM PDT 24 May 12 02:15:45 PM PDT 24 42469307 ps
T239 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_rw.3980992672 May 12 02:15:10 PM PDT 24 May 12 02:15:12 PM PDT 24 47162272 ps
T100 /workspace/coverage/cover_reg_top/13.rv_dm_same_csr_outstanding.1798931012 May 12 02:15:55 PM PDT 24 May 12 02:16:00 PM PDT 24 534042288 ps
T240 /workspace/coverage/cover_reg_top/12.rv_dm_csr_mem_rw_with_rand_reset.3372672823 May 12 02:15:45 PM PDT 24 May 12 02:15:48 PM PDT 24 293707018 ps
T131 /workspace/coverage/cover_reg_top/18.rv_dm_tl_intg_err.1713435221 May 12 02:15:53 PM PDT 24 May 12 02:16:14 PM PDT 24 1166559375 ps
T241 /workspace/coverage/cover_reg_top/10.rv_dm_jtag_dmi_csr_rw.1320672449 May 12 02:15:40 PM PDT 24 May 12 02:15:42 PM PDT 24 331325438 ps
T242 /workspace/coverage/cover_reg_top/19.rv_dm_tl_errors.1561520551 May 12 02:15:53 PM PDT 24 May 12 02:15:59 PM PDT 24 73641628 ps
T243 /workspace/coverage/cover_reg_top/14.rv_dm_csr_mem_rw_with_rand_reset.4003317006 May 12 02:15:46 PM PDT 24 May 12 02:15:50 PM PDT 24 1227492248 ps
T107 /workspace/coverage/cover_reg_top/2.rv_dm_csr_rw.2634249173 May 12 02:15:29 PM PDT 24 May 12 02:15:32 PM PDT 24 44590867 ps
T244 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_aliasing.2916396659 May 12 02:15:29 PM PDT 24 May 12 02:15:38 PM PDT 24 13552894148 ps
T245 /workspace/coverage/cover_reg_top/0.rv_dm_mem_walk.2805986305 May 12 02:15:12 PM PDT 24 May 12 02:15:14 PM PDT 24 50171060 ps
T246 /workspace/coverage/cover_reg_top/15.rv_dm_csr_rw.283765493 May 12 02:15:50 PM PDT 24 May 12 02:15:53 PM PDT 24 66753017 ps
T108 /workspace/coverage/cover_reg_top/4.rv_dm_csr_aliasing.1774293702 May 12 02:15:36 PM PDT 24 May 12 02:16:45 PM PDT 24 4535372837 ps
T247 /workspace/coverage/cover_reg_top/0.rv_dm_csr_bit_bash.520058362 May 12 02:15:10 PM PDT 24 May 12 02:15:52 PM PDT 24 18860538677 ps
T248 /workspace/coverage/cover_reg_top/6.rv_dm_jtag_dtm_csr_rw.2782237262 May 12 02:15:40 PM PDT 24 May 12 02:15:42 PM PDT 24 77987561 ps
T128 /workspace/coverage/cover_reg_top/0.rv_dm_tl_intg_err.1587927240 May 12 02:15:11 PM PDT 24 May 12 02:15:31 PM PDT 24 979373387 ps
T249 /workspace/coverage/cover_reg_top/4.rv_dm_mem_partial_access.3433897725 May 12 02:15:36 PM PDT 24 May 12 02:15:38 PM PDT 24 17588735 ps
T101 /workspace/coverage/cover_reg_top/11.rv_dm_same_csr_outstanding.651044515 May 12 02:15:50 PM PDT 24 May 12 02:15:55 PM PDT 24 148462635 ps
T250 /workspace/coverage/cover_reg_top/16.rv_dm_jtag_dmi_csr_rw.3775719640 May 12 02:15:50 PM PDT 24 May 12 02:15:54 PM PDT 24 840645395 ps
T251 /workspace/coverage/cover_reg_top/7.rv_dm_jtag_dtm_csr_rw.409015379 May 12 02:15:49 PM PDT 24 May 12 02:15:51 PM PDT 24 85904663 ps
T252 /workspace/coverage/cover_reg_top/4.rv_dm_csr_rw.108181510 May 12 02:15:44 PM PDT 24 May 12 02:15:47 PM PDT 24 315351171 ps
T253 /workspace/coverage/cover_reg_top/9.rv_dm_csr_mem_rw_with_rand_reset.4157971056 May 12 02:15:49 PM PDT 24 May 12 02:15:55 PM PDT 24 1994151487 ps
T254 /workspace/coverage/cover_reg_top/2.rv_dm_same_csr_outstanding.1234866548 May 12 02:15:24 PM PDT 24 May 12 02:15:29 PM PDT 24 286187669 ps
T255 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_hw_reset.2980053578 May 12 02:15:28 PM PDT 24 May 12 02:15:30 PM PDT 24 72643164 ps
T256 /workspace/coverage/cover_reg_top/9.rv_dm_jtag_dmi_csr_rw.1123509750 May 12 02:15:49 PM PDT 24 May 12 02:15:52 PM PDT 24 1550646868 ps
T257 /workspace/coverage/cover_reg_top/5.rv_dm_csr_mem_rw_with_rand_reset.380467132 May 12 02:15:38 PM PDT 24 May 12 02:15:43 PM PDT 24 4473959321 ps
T258 /workspace/coverage/cover_reg_top/10.rv_dm_csr_mem_rw_with_rand_reset.724843088 May 12 02:15:46 PM PDT 24 May 12 02:15:57 PM PDT 24 3823000759 ps
T259 /workspace/coverage/cover_reg_top/16.rv_dm_tl_intg_err.4041426587 May 12 02:15:50 PM PDT 24 May 12 02:16:09 PM PDT 24 996103655 ps
T260 /workspace/coverage/cover_reg_top/19.rv_dm_csr_mem_rw_with_rand_reset.3066304036 May 12 02:15:53 PM PDT 24 May 12 02:15:57 PM PDT 24 119459886 ps
T129 /workspace/coverage/cover_reg_top/6.rv_dm_tl_intg_err.3873002152 May 12 02:15:43 PM PDT 24 May 12 02:16:03 PM PDT 24 2184264940 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%