Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
73.98 90.58 76.37 86.09 58.97 77.00 98.31 30.55


Total tests in report: 277
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
47.52 47.52 80.66 80.66 45.19 45.19 29.62 29.62 28.21 28.21 55.83 55.83 91.76 91.76 1.34 1.34 /workspace/coverage/default/45.rv_dm_alert_test.3213817188
61.62 14.10 89.43 8.76 63.60 18.41 51.56 21.94 53.85 25.64 72.83 17.00 93.45 1.69 6.63 5.29 /workspace/coverage/default/23.rv_dm_stress_all.3958626819
65.90 4.28 89.73 0.30 69.23 5.63 57.35 5.80 53.85 0.00 74.50 1.67 94.51 1.06 22.13 15.50 /workspace/coverage/cover_reg_top/5.rv_dm_csr_mem_rw_with_rand_reset.3660770016
69.01 3.11 90.13 0.40 70.19 0.96 71.82 14.47 58.97 5.13 75.33 0.83 94.51 0.00 22.13 0.00 /workspace/coverage/default/0.rv_dm_tap_fsm.2228234532
70.02 1.01 90.13 0.00 70.33 0.14 73.74 1.92 58.97 0.00 75.33 0.00 95.35 0.84 26.30 4.17 /workspace/coverage/cover_reg_top/0.rv_dm_csr_aliasing.2506584563
70.98 0.95 90.13 0.00 70.88 0.55 77.82 4.08 58.97 0.00 75.50 0.17 96.94 1.58 26.60 0.30 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_hw_reset.212487520
71.56 0.58 90.18 0.05 71.84 0.96 78.14 0.32 58.97 0.00 75.67 0.17 97.15 0.21 28.99 2.38 /workspace/coverage/cover_reg_top/15.rv_dm_tl_intg_err.1273604194
72.11 0.55 90.28 0.10 75.14 3.30 78.58 0.44 58.97 0.00 75.67 0.00 97.15 0.00 28.99 0.00 /workspace/coverage/default/40.rv_dm_stress_all.1259420541
72.45 0.34 90.28 0.00 75.27 0.14 80.66 2.08 58.97 0.00 75.67 0.00 97.15 0.00 29.14 0.15 /workspace/coverage/cover_reg_top/22.rv_dm_tap_fsm_rand_reset.1439665132
72.68 0.23 90.28 0.00 75.27 0.00 82.25 1.60 58.97 0.00 75.67 0.00 97.15 0.00 29.14 0.00 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_bit_bash.2710228075
72.87 0.20 90.28 0.00 75.27 0.00 83.49 1.24 58.97 0.00 75.67 0.00 97.15 0.00 29.28 0.15 /workspace/coverage/cover_reg_top/1.rv_dm_tl_intg_err.4239275453
73.03 0.16 90.28 0.00 75.27 0.00 84.13 0.64 58.97 0.00 75.67 0.00 97.15 0.00 29.73 0.45 /workspace/coverage/cover_reg_top/11.rv_dm_tl_intg_err.2076499493
73.16 0.13 90.28 0.00 75.69 0.41 84.37 0.24 58.97 0.00 75.67 0.00 97.25 0.11 29.88 0.15 /workspace/coverage/default/0.rv_dm_sec_cm.2222482608
73.29 0.13 90.38 0.10 75.82 0.14 84.37 0.00 58.97 0.00 76.33 0.67 97.25 0.00 29.88 0.00 /workspace/coverage/default/0.rv_dm_rom_read_access.1024547460
73.38 0.09 90.38 0.00 75.82 0.00 84.93 0.56 58.97 0.00 76.33 0.00 97.25 0.00 29.96 0.07 /workspace/coverage/cover_reg_top/19.rv_dm_tl_intg_err.4134620438
73.47 0.09 90.38 0.00 75.82 0.00 85.01 0.08 58.97 0.00 76.33 0.00 97.78 0.53 29.96 0.00 /workspace/coverage/cover_reg_top/14.rv_dm_same_csr_outstanding.3565227453
73.53 0.06 90.38 0.00 75.96 0.14 85.25 0.24 58.97 0.00 76.33 0.00 97.78 0.00 30.03 0.07 /workspace/coverage/cover_reg_top/16.rv_dm_tap_fsm_rand_reset.1352964005
73.60 0.06 90.43 0.05 75.96 0.00 85.41 0.16 58.97 0.00 76.50 0.17 97.78 0.00 30.10 0.07 /workspace/coverage/default/42.rv_dm_alert_test.3234942078
73.66 0.06 90.53 0.10 75.96 0.00 85.41 0.00 58.97 0.00 76.83 0.33 97.78 0.00 30.10 0.00 /workspace/coverage/default/0.rv_dm_progbuf_read_write_execute.3293149492
73.72 0.06 90.53 0.00 75.96 0.00 85.41 0.00 58.97 0.00 76.83 0.00 98.20 0.42 30.10 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_csr_rw.3112514079
73.77 0.05 90.53 0.00 76.10 0.14 85.65 0.24 58.97 0.00 76.83 0.00 98.20 0.00 30.10 0.00 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_hw_reset.31734698
73.81 0.04 90.53 0.00 76.37 0.27 85.65 0.00 58.97 0.00 76.83 0.00 98.20 0.00 30.10 0.00 /workspace/coverage/default/31.rv_dm_stress_all.1707135803
73.84 0.03 90.53 0.00 76.37 0.00 85.81 0.16 58.97 0.00 76.83 0.00 98.20 0.00 30.18 0.07 /workspace/coverage/cover_reg_top/39.rv_dm_tap_fsm_rand_reset.44705851
73.88 0.03 90.53 0.00 76.37 0.00 85.81 0.00 58.97 0.00 76.83 0.00 98.20 0.00 30.40 0.22 /workspace/coverage/cover_reg_top/18.rv_dm_tl_intg_err.2120631748
73.91 0.03 90.58 0.05 76.37 0.00 85.81 0.00 58.97 0.00 77.00 0.17 98.20 0.00 30.40 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_bit_bash.3799196104
73.92 0.02 90.58 0.00 76.37 0.00 85.93 0.12 58.97 0.00 77.00 0.00 98.20 0.00 30.40 0.00 /workspace/coverage/cover_reg_top/6.rv_dm_tl_intg_err.3956959793
73.94 0.02 90.58 0.00 76.37 0.00 85.93 0.00 58.97 0.00 77.00 0.00 98.31 0.11 30.40 0.00 /workspace/coverage/cover_reg_top/16.rv_dm_csr_rw.296814355
73.95 0.01 90.58 0.00 76.37 0.00 86.01 0.08 58.97 0.00 77.00 0.00 98.31 0.00 30.40 0.00 /workspace/coverage/cover_reg_top/12.rv_dm_csr_mem_rw_with_rand_reset.4083874720
73.96 0.01 90.58 0.00 76.37 0.00 86.09 0.08 58.97 0.00 77.00 0.00 98.31 0.00 30.40 0.00 /workspace/coverage/cover_reg_top/13.rv_dm_tl_intg_err.1804397121
73.97 0.01 90.58 0.00 76.37 0.00 86.09 0.00 58.97 0.00 77.00 0.00 98.31 0.00 30.48 0.07 /workspace/coverage/cover_reg_top/10.rv_dm_tl_errors.1630590105
73.98 0.01 90.58 0.00 76.37 0.00 86.09 0.00 58.97 0.00 77.00 0.00 98.31 0.00 30.55 0.07 /workspace/coverage/cover_reg_top/14.rv_dm_tl_intg_err.421383428

Tests that do not contribute to grading

Name
/workspace/coverage/cover_reg_top/0.rv_dm_csr_hw_reset.1058874773
/workspace/coverage/cover_reg_top/0.rv_dm_csr_mem_rw_with_rand_reset.863500431
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_aliasing.749111471
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_bit_bash.3316833108
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_hw_reset.4279171685
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_rw.4244267588
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_aliasing.1470833237
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_hw_reset.3940943412
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_rw.2991915010
/workspace/coverage/cover_reg_top/0.rv_dm_mem_partial_access.2399942938
/workspace/coverage/cover_reg_top/0.rv_dm_mem_walk.3867525725
/workspace/coverage/cover_reg_top/0.rv_dm_same_csr_outstanding.839254963
/workspace/coverage/cover_reg_top/0.rv_dm_tl_errors.2324202120
/workspace/coverage/cover_reg_top/0.rv_dm_tl_intg_err.323771592
/workspace/coverage/cover_reg_top/1.rv_dm_csr_aliasing.1236443721
/workspace/coverage/cover_reg_top/1.rv_dm_csr_bit_bash.3304247484
/workspace/coverage/cover_reg_top/1.rv_dm_csr_hw_reset.3308845832
/workspace/coverage/cover_reg_top/1.rv_dm_csr_mem_rw_with_rand_reset.861710698
/workspace/coverage/cover_reg_top/1.rv_dm_csr_rw.3269997275
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_aliasing.1086689322
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_rw.3107995141
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_aliasing.2825058273
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_bit_bash.2319734191
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_hw_reset.2575865879
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_rw.3920483579
/workspace/coverage/cover_reg_top/1.rv_dm_mem_partial_access.1435435360
/workspace/coverage/cover_reg_top/1.rv_dm_mem_walk.2433888102
/workspace/coverage/cover_reg_top/1.rv_dm_same_csr_outstanding.2958838163
/workspace/coverage/cover_reg_top/1.rv_dm_tl_errors.2030683102
/workspace/coverage/cover_reg_top/10.rv_dm_csr_mem_rw_with_rand_reset.1057366513
/workspace/coverage/cover_reg_top/10.rv_dm_csr_rw.3759774785
/workspace/coverage/cover_reg_top/10.rv_dm_jtag_dmi_csr_rw.905228357
/workspace/coverage/cover_reg_top/10.rv_dm_jtag_dtm_csr_rw.4031994930
/workspace/coverage/cover_reg_top/10.rv_dm_same_csr_outstanding.3588426607
/workspace/coverage/cover_reg_top/10.rv_dm_tap_fsm_rand_reset.518979922
/workspace/coverage/cover_reg_top/10.rv_dm_tl_intg_err.1458803374
/workspace/coverage/cover_reg_top/11.rv_dm_csr_mem_rw_with_rand_reset.3673597993
/workspace/coverage/cover_reg_top/11.rv_dm_csr_rw.1779409790
/workspace/coverage/cover_reg_top/11.rv_dm_jtag_dmi_csr_rw.2872347061
/workspace/coverage/cover_reg_top/11.rv_dm_jtag_dtm_csr_rw.2396993580
/workspace/coverage/cover_reg_top/11.rv_dm_same_csr_outstanding.780215464
/workspace/coverage/cover_reg_top/11.rv_dm_tl_errors.2589725644
/workspace/coverage/cover_reg_top/12.rv_dm_csr_rw.2650722674
/workspace/coverage/cover_reg_top/12.rv_dm_jtag_dmi_csr_rw.3463569373
/workspace/coverage/cover_reg_top/12.rv_dm_jtag_dtm_csr_rw.370984491
/workspace/coverage/cover_reg_top/12.rv_dm_same_csr_outstanding.2624988749
/workspace/coverage/cover_reg_top/12.rv_dm_tap_fsm_rand_reset.863649499
/workspace/coverage/cover_reg_top/12.rv_dm_tl_errors.1297384125
/workspace/coverage/cover_reg_top/12.rv_dm_tl_intg_err.2111506067
/workspace/coverage/cover_reg_top/13.rv_dm_csr_mem_rw_with_rand_reset.1323982602
/workspace/coverage/cover_reg_top/13.rv_dm_csr_rw.621873456
/workspace/coverage/cover_reg_top/13.rv_dm_jtag_dmi_csr_rw.1330327622
/workspace/coverage/cover_reg_top/13.rv_dm_jtag_dtm_csr_rw.1432485961
/workspace/coverage/cover_reg_top/13.rv_dm_same_csr_outstanding.2692642669
/workspace/coverage/cover_reg_top/13.rv_dm_tl_errors.3306102830
/workspace/coverage/cover_reg_top/14.rv_dm_csr_mem_rw_with_rand_reset.869331233
/workspace/coverage/cover_reg_top/14.rv_dm_csr_rw.4150041828
/workspace/coverage/cover_reg_top/14.rv_dm_jtag_dmi_csr_rw.152676310
/workspace/coverage/cover_reg_top/14.rv_dm_jtag_dtm_csr_rw.15718314
/workspace/coverage/cover_reg_top/14.rv_dm_tl_errors.1853040078
/workspace/coverage/cover_reg_top/15.rv_dm_csr_mem_rw_with_rand_reset.1975316516
/workspace/coverage/cover_reg_top/15.rv_dm_csr_rw.1350041661
/workspace/coverage/cover_reg_top/15.rv_dm_jtag_dmi_csr_rw.1717136319
/workspace/coverage/cover_reg_top/15.rv_dm_jtag_dtm_csr_rw.3672555726
/workspace/coverage/cover_reg_top/15.rv_dm_same_csr_outstanding.1889832441
/workspace/coverage/cover_reg_top/15.rv_dm_tap_fsm_rand_reset.3590947129
/workspace/coverage/cover_reg_top/15.rv_dm_tl_errors.491561782
/workspace/coverage/cover_reg_top/16.rv_dm_csr_mem_rw_with_rand_reset.966578515
/workspace/coverage/cover_reg_top/16.rv_dm_jtag_dmi_csr_rw.3427090138
/workspace/coverage/cover_reg_top/16.rv_dm_jtag_dtm_csr_rw.1853985241
/workspace/coverage/cover_reg_top/16.rv_dm_same_csr_outstanding.1309518258
/workspace/coverage/cover_reg_top/16.rv_dm_tl_errors.997345908
/workspace/coverage/cover_reg_top/16.rv_dm_tl_intg_err.1675950729
/workspace/coverage/cover_reg_top/17.rv_dm_csr_mem_rw_with_rand_reset.2197082145
/workspace/coverage/cover_reg_top/17.rv_dm_csr_rw.3500239219
/workspace/coverage/cover_reg_top/17.rv_dm_jtag_dmi_csr_rw.174258078
/workspace/coverage/cover_reg_top/17.rv_dm_jtag_dtm_csr_rw.648339905
/workspace/coverage/cover_reg_top/17.rv_dm_same_csr_outstanding.1691689412
/workspace/coverage/cover_reg_top/17.rv_dm_tap_fsm_rand_reset.3865962925
/workspace/coverage/cover_reg_top/17.rv_dm_tl_errors.3484049654
/workspace/coverage/cover_reg_top/17.rv_dm_tl_intg_err.99011612
/workspace/coverage/cover_reg_top/18.rv_dm_csr_mem_rw_with_rand_reset.1876147864
/workspace/coverage/cover_reg_top/18.rv_dm_csr_rw.2750029911
/workspace/coverage/cover_reg_top/18.rv_dm_jtag_dmi_csr_rw.3974743199
/workspace/coverage/cover_reg_top/18.rv_dm_jtag_dtm_csr_rw.4161356666
/workspace/coverage/cover_reg_top/18.rv_dm_same_csr_outstanding.879771595
/workspace/coverage/cover_reg_top/18.rv_dm_tl_errors.979444176
/workspace/coverage/cover_reg_top/19.rv_dm_csr_mem_rw_with_rand_reset.1950342968
/workspace/coverage/cover_reg_top/19.rv_dm_csr_rw.523795785
/workspace/coverage/cover_reg_top/19.rv_dm_jtag_dmi_csr_rw.2052479737
/workspace/coverage/cover_reg_top/19.rv_dm_jtag_dtm_csr_rw.2019851375
/workspace/coverage/cover_reg_top/19.rv_dm_same_csr_outstanding.1115173733
/workspace/coverage/cover_reg_top/19.rv_dm_tap_fsm_rand_reset.720623202
/workspace/coverage/cover_reg_top/19.rv_dm_tl_errors.884396338
/workspace/coverage/cover_reg_top/2.rv_dm_csr_aliasing.1534211972
/workspace/coverage/cover_reg_top/2.rv_dm_csr_bit_bash.3941861857
/workspace/coverage/cover_reg_top/2.rv_dm_csr_hw_reset.3961857275
/workspace/coverage/cover_reg_top/2.rv_dm_csr_mem_rw_with_rand_reset.2477911690
/workspace/coverage/cover_reg_top/2.rv_dm_csr_rw.3917836168
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_aliasing.1137513269
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_bit_bash.60177178
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_hw_reset.974707416
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_rw.1515680146
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_aliasing.336397210
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_bit_bash.2783141105
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_hw_reset.2147187010
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_rw.1452465084
/workspace/coverage/cover_reg_top/2.rv_dm_mem_partial_access.3794646843
/workspace/coverage/cover_reg_top/2.rv_dm_mem_walk.2991408262
/workspace/coverage/cover_reg_top/2.rv_dm_same_csr_outstanding.130209502
/workspace/coverage/cover_reg_top/2.rv_dm_tl_errors.1186428623
/workspace/coverage/cover_reg_top/2.rv_dm_tl_intg_err.1051048555
/workspace/coverage/cover_reg_top/27.rv_dm_tap_fsm_rand_reset.1443690721
/workspace/coverage/cover_reg_top/28.rv_dm_tap_fsm_rand_reset.2464017181
/workspace/coverage/cover_reg_top/3.rv_dm_csr_aliasing.6663865
/workspace/coverage/cover_reg_top/3.rv_dm_csr_bit_bash.2350901572
/workspace/coverage/cover_reg_top/3.rv_dm_csr_hw_reset.2378923466
/workspace/coverage/cover_reg_top/3.rv_dm_csr_mem_rw_with_rand_reset.1913102048
/workspace/coverage/cover_reg_top/3.rv_dm_csr_rw.1304239777
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_aliasing.57011509
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_bit_bash.904454124
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_rw.1162286043
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_aliasing.413524969
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_bit_bash.3716887285
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_hw_reset.675413380
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_rw.315008398
/workspace/coverage/cover_reg_top/3.rv_dm_mem_partial_access.1733507611
/workspace/coverage/cover_reg_top/3.rv_dm_mem_walk.2666621630
/workspace/coverage/cover_reg_top/3.rv_dm_same_csr_outstanding.3858134700
/workspace/coverage/cover_reg_top/3.rv_dm_tl_errors.4187779690
/workspace/coverage/cover_reg_top/3.rv_dm_tl_intg_err.2713106753
/workspace/coverage/cover_reg_top/33.rv_dm_tap_fsm_rand_reset.3883494730
/workspace/coverage/cover_reg_top/36.rv_dm_tap_fsm_rand_reset.2976554879
/workspace/coverage/cover_reg_top/4.rv_dm_csr_aliasing.652433841
/workspace/coverage/cover_reg_top/4.rv_dm_csr_bit_bash.2088007050
/workspace/coverage/cover_reg_top/4.rv_dm_csr_hw_reset.446263881
/workspace/coverage/cover_reg_top/4.rv_dm_csr_mem_rw_with_rand_reset.1212832667
/workspace/coverage/cover_reg_top/4.rv_dm_csr_rw.2830434170
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_aliasing.965544607
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_bit_bash.4119869675
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_hw_reset.3616237347
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_rw.1470120051
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_aliasing.154467830
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_bit_bash.1406793833
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_hw_reset.1472779008
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_rw.1866837811
/workspace/coverage/cover_reg_top/4.rv_dm_mem_partial_access.614887138
/workspace/coverage/cover_reg_top/4.rv_dm_mem_walk.1105429056
/workspace/coverage/cover_reg_top/4.rv_dm_same_csr_outstanding.1193418
/workspace/coverage/cover_reg_top/4.rv_dm_tl_errors.1879321522
/workspace/coverage/cover_reg_top/4.rv_dm_tl_intg_err.711153002
/workspace/coverage/cover_reg_top/5.rv_dm_csr_rw.394234633
/workspace/coverage/cover_reg_top/5.rv_dm_jtag_dmi_csr_rw.4279976318
/workspace/coverage/cover_reg_top/5.rv_dm_jtag_dtm_csr_rw.593736518
/workspace/coverage/cover_reg_top/5.rv_dm_same_csr_outstanding.2933289247
/workspace/coverage/cover_reg_top/5.rv_dm_tl_errors.554222815
/workspace/coverage/cover_reg_top/5.rv_dm_tl_intg_err.2067358758
/workspace/coverage/cover_reg_top/6.rv_dm_csr_mem_rw_with_rand_reset.9155673
/workspace/coverage/cover_reg_top/6.rv_dm_csr_rw.982748358
/workspace/coverage/cover_reg_top/6.rv_dm_jtag_dmi_csr_rw.3227429423
/workspace/coverage/cover_reg_top/6.rv_dm_jtag_dtm_csr_rw.3680381117
/workspace/coverage/cover_reg_top/6.rv_dm_same_csr_outstanding.4047041287
/workspace/coverage/cover_reg_top/6.rv_dm_tl_errors.3723111924
/workspace/coverage/cover_reg_top/7.rv_dm_csr_mem_rw_with_rand_reset.760720779
/workspace/coverage/cover_reg_top/7.rv_dm_csr_rw.42096654
/workspace/coverage/cover_reg_top/7.rv_dm_jtag_dmi_csr_rw.2237251050
/workspace/coverage/cover_reg_top/7.rv_dm_jtag_dtm_csr_rw.543978255
/workspace/coverage/cover_reg_top/7.rv_dm_same_csr_outstanding.2610924880
/workspace/coverage/cover_reg_top/7.rv_dm_tl_errors.2914486854
/workspace/coverage/cover_reg_top/7.rv_dm_tl_intg_err.3433198143
/workspace/coverage/cover_reg_top/8.rv_dm_csr_mem_rw_with_rand_reset.2147916281
/workspace/coverage/cover_reg_top/8.rv_dm_csr_rw.2286568301
/workspace/coverage/cover_reg_top/8.rv_dm_jtag_dmi_csr_rw.2271570073
/workspace/coverage/cover_reg_top/8.rv_dm_jtag_dtm_csr_rw.594797763
/workspace/coverage/cover_reg_top/8.rv_dm_same_csr_outstanding.2611726399
/workspace/coverage/cover_reg_top/8.rv_dm_tl_errors.3125359487
/workspace/coverage/cover_reg_top/8.rv_dm_tl_intg_err.516514064
/workspace/coverage/cover_reg_top/9.rv_dm_csr_mem_rw_with_rand_reset.1887023579
/workspace/coverage/cover_reg_top/9.rv_dm_csr_rw.807498169
/workspace/coverage/cover_reg_top/9.rv_dm_jtag_dmi_csr_rw.2189901553
/workspace/coverage/cover_reg_top/9.rv_dm_jtag_dtm_csr_rw.559725592
/workspace/coverage/cover_reg_top/9.rv_dm_same_csr_outstanding.1311040625
/workspace/coverage/cover_reg_top/9.rv_dm_tl_errors.760244102
/workspace/coverage/cover_reg_top/9.rv_dm_tl_intg_err.4114188328
/workspace/coverage/default/0.rv_dm_alert_test.2509861229
/workspace/coverage/default/0.rv_dm_jtag_dtm_idle_hint.4147220576
/workspace/coverage/default/1.rv_dm_alert_test.154691528
/workspace/coverage/default/1.rv_dm_jtag_dtm_idle_hint.306944794
/workspace/coverage/default/1.rv_dm_progbuf_read_write_execute.1969580404
/workspace/coverage/default/1.rv_dm_rom_read_access.1747743263
/workspace/coverage/default/1.rv_dm_sec_cm.652225911
/workspace/coverage/default/1.rv_dm_smoke.994703083
/workspace/coverage/default/10.rv_dm_alert_test.4225788588
/workspace/coverage/default/11.rv_dm_alert_test.2181524534
/workspace/coverage/default/12.rv_dm_alert_test.3393514513
/workspace/coverage/default/13.rv_dm_alert_test.958788815
/workspace/coverage/default/14.rv_dm_alert_test.2957027785
/workspace/coverage/default/15.rv_dm_alert_test.1565553100
/workspace/coverage/default/16.rv_dm_alert_test.2616104805
/workspace/coverage/default/16.rv_dm_stress_all.2468972227
/workspace/coverage/default/17.rv_dm_alert_test.3606160824
/workspace/coverage/default/18.rv_dm_alert_test.531608638
/workspace/coverage/default/19.rv_dm_alert_test.17098254
/workspace/coverage/default/19.rv_dm_stress_all.416068450
/workspace/coverage/default/2.rv_dm_alert_test.353181695
/workspace/coverage/default/2.rv_dm_sec_cm.1595058333
/workspace/coverage/default/20.rv_dm_alert_test.3395480473
/workspace/coverage/default/21.rv_dm_alert_test.1049681756
/workspace/coverage/default/22.rv_dm_alert_test.1053512333
/workspace/coverage/default/23.rv_dm_alert_test.3434197690
/workspace/coverage/default/24.rv_dm_alert_test.1460268813
/workspace/coverage/default/25.rv_dm_alert_test.1643351238
/workspace/coverage/default/26.rv_dm_alert_test.2606765287
/workspace/coverage/default/27.rv_dm_alert_test.3485270176
/workspace/coverage/default/28.rv_dm_alert_test.2201470916
/workspace/coverage/default/29.rv_dm_alert_test.2292396768
/workspace/coverage/default/3.rv_dm_alert_test.968922103
/workspace/coverage/default/3.rv_dm_sec_cm.834758296
/workspace/coverage/default/30.rv_dm_alert_test.3959523286
/workspace/coverage/default/31.rv_dm_alert_test.4050299019
/workspace/coverage/default/32.rv_dm_alert_test.1599843258
/workspace/coverage/default/33.rv_dm_alert_test.1573438516
/workspace/coverage/default/34.rv_dm_alert_test.1745062702
/workspace/coverage/default/35.rv_dm_alert_test.2630746826
/workspace/coverage/default/36.rv_dm_alert_test.3282702501
/workspace/coverage/default/37.rv_dm_alert_test.2382653951
/workspace/coverage/default/37.rv_dm_stress_all.127271446
/workspace/coverage/default/38.rv_dm_alert_test.258336976
/workspace/coverage/default/39.rv_dm_alert_test.3202213752
/workspace/coverage/default/39.rv_dm_stress_all.387220649
/workspace/coverage/default/4.rv_dm_alert_test.968964432
/workspace/coverage/default/4.rv_dm_sec_cm.397413367
/workspace/coverage/default/40.rv_dm_alert_test.296782063
/workspace/coverage/default/41.rv_dm_alert_test.3424305177
/workspace/coverage/default/43.rv_dm_alert_test.2919866633
/workspace/coverage/default/44.rv_dm_alert_test.3462006881
/workspace/coverage/default/46.rv_dm_alert_test.3241648946
/workspace/coverage/default/47.rv_dm_alert_test.1447138831
/workspace/coverage/default/48.rv_dm_alert_test.905197048
/workspace/coverage/default/49.rv_dm_alert_test.2758437245
/workspace/coverage/default/5.rv_dm_alert_test.919792019
/workspace/coverage/default/6.rv_dm_alert_test.3765654383
/workspace/coverage/default/6.rv_dm_stress_all.1964779958
/workspace/coverage/default/7.rv_dm_alert_test.2966346858
/workspace/coverage/default/8.rv_dm_alert_test.902769644
/workspace/coverage/default/9.rv_dm_alert_test.4164295411



Total test records in report: 277
tests.html | tests1.html | tests2.html | tests3.html | tests4.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspace/coverage/default/20.rv_dm_alert_test.3395480473 May 14 12:50:11 PM PDT 24 May 14 12:50:14 PM PDT 24 31558631 ps
T2 /workspace/coverage/default/4.rv_dm_sec_cm.397413367 May 14 12:49:58 PM PDT 24 May 14 12:50:03 PM PDT 24 83480176 ps
T3 /workspace/coverage/default/14.rv_dm_alert_test.2957027785 May 14 12:50:05 PM PDT 24 May 14 12:50:09 PM PDT 24 21835801 ps
T14 /workspace/coverage/default/28.rv_dm_alert_test.2201470916 May 14 12:50:14 PM PDT 24 May 14 12:50:18 PM PDT 24 64028654 ps
T17 /workspace/coverage/default/45.rv_dm_alert_test.3213817188 May 14 12:50:48 PM PDT 24 May 14 12:50:50 PM PDT 24 23931313 ps
T18 /workspace/coverage/default/19.rv_dm_alert_test.17098254 May 14 12:50:11 PM PDT 24 May 14 12:50:14 PM PDT 24 27919110 ps
T19 /workspace/coverage/default/3.rv_dm_sec_cm.834758296 May 14 12:49:59 PM PDT 24 May 14 12:50:03 PM PDT 24 83898768 ps
T20 /workspace/coverage/default/22.rv_dm_alert_test.1053512333 May 14 12:50:13 PM PDT 24 May 14 12:50:16 PM PDT 24 57310725 ps
T21 /workspace/coverage/default/15.rv_dm_alert_test.1565553100 May 14 12:50:06 PM PDT 24 May 14 12:50:10 PM PDT 24 126472659 ps
T22 /workspace/coverage/default/21.rv_dm_alert_test.1049681756 May 14 12:50:13 PM PDT 24 May 14 12:50:17 PM PDT 24 48992811 ps
T51 /workspace/coverage/default/1.rv_dm_alert_test.154691528 May 14 12:49:45 PM PDT 24 May 14 12:49:48 PM PDT 24 29946924 ps
T8 /workspace/coverage/default/1.rv_dm_jtag_dtm_idle_hint.306944794 May 14 12:49:45 PM PDT 24 May 14 12:49:48 PM PDT 24 92660502 ps
T4 /workspace/coverage/default/23.rv_dm_stress_all.3958626819 May 14 12:50:12 PM PDT 24 May 14 12:50:28 PM PDT 24 3868379257 ps
T25 /workspace/coverage/default/31.rv_dm_alert_test.4050299019 May 14 12:50:18 PM PDT 24 May 14 12:50:21 PM PDT 24 20578250 ps
T15 /workspace/coverage/default/25.rv_dm_alert_test.1643351238 May 14 12:50:13 PM PDT 24 May 14 12:50:17 PM PDT 24 20845744 ps
T23 /workspace/coverage/default/1.rv_dm_sec_cm.652225911 May 14 12:49:44 PM PDT 24 May 14 12:49:48 PM PDT 24 137971956 ps
T49 /workspace/coverage/default/0.rv_dm_sec_cm.2222482608 May 14 12:49:43 PM PDT 24 May 14 12:49:47 PM PDT 24 219870952 ps
T33 /workspace/coverage/default/36.rv_dm_alert_test.3282702501 May 14 12:50:19 PM PDT 24 May 14 12:50:22 PM PDT 24 33452959 ps
T32 /workspace/coverage/default/37.rv_dm_alert_test.2382653951 May 14 12:50:20 PM PDT 24 May 14 12:50:23 PM PDT 24 67194368 ps
T44 /workspace/coverage/default/42.rv_dm_alert_test.3234942078 May 14 12:50:27 PM PDT 24 May 14 12:50:29 PM PDT 24 39412736 ps
T63 /workspace/coverage/default/7.rv_dm_alert_test.2966346858 May 14 12:49:57 PM PDT 24 May 14 12:50:01 PM PDT 24 52856468 ps
T64 /workspace/coverage/default/16.rv_dm_alert_test.2616104805 May 14 12:50:05 PM PDT 24 May 14 12:50:09 PM PDT 24 23790088 ps
T120 /workspace/coverage/default/49.rv_dm_alert_test.2758437245 May 14 12:50:26 PM PDT 24 May 14 12:50:28 PM PDT 24 30773463 ps
T123 /workspace/coverage/default/4.rv_dm_alert_test.968964432 May 14 12:49:54 PM PDT 24 May 14 12:49:56 PM PDT 24 30892184 ps
T9 /workspace/coverage/default/0.rv_dm_tap_fsm.2228234532 May 14 12:49:39 PM PDT 24 May 14 12:49:44 PM PDT 24 2805371334 ps
T50 /workspace/coverage/default/2.rv_dm_sec_cm.1595058333 May 14 12:49:55 PM PDT 24 May 14 12:49:58 PM PDT 24 177321993 ps
T5 /workspace/coverage/default/40.rv_dm_stress_all.1259420541 May 14 12:50:20 PM PDT 24 May 14 12:50:26 PM PDT 24 1316773560 ps
T133 /workspace/coverage/default/3.rv_dm_alert_test.968922103 May 14 12:49:56 PM PDT 24 May 14 12:49:59 PM PDT 24 25061850 ps
T12 /workspace/coverage/default/1.rv_dm_rom_read_access.1747743263 May 14 12:49:46 PM PDT 24 May 14 12:49:49 PM PDT 24 70545843 ps
T45 /workspace/coverage/default/0.rv_dm_alert_test.2509861229 May 14 12:49:49 PM PDT 24 May 14 12:49:50 PM PDT 24 68908756 ps
T7 /workspace/coverage/default/0.rv_dm_progbuf_read_write_execute.3293149492 May 14 12:49:42 PM PDT 24 May 14 12:49:45 PM PDT 24 150588819 ps
T6 /workspace/coverage/default/37.rv_dm_stress_all.127271446 May 14 12:50:18 PM PDT 24 May 14 12:50:35 PM PDT 24 5401390276 ps
T130 /workspace/coverage/default/17.rv_dm_alert_test.3606160824 May 14 12:50:05 PM PDT 24 May 14 12:50:08 PM PDT 24 30039160 ps
T142 /workspace/coverage/default/44.rv_dm_alert_test.3462006881 May 14 12:50:21 PM PDT 24 May 14 12:50:24 PM PDT 24 39163811 ps
T13 /workspace/coverage/default/0.rv_dm_rom_read_access.1024547460 May 14 12:49:44 PM PDT 24 May 14 12:49:47 PM PDT 24 138254274 ps
T48 /workspace/coverage/default/5.rv_dm_alert_test.919792019 May 14 12:49:58 PM PDT 24 May 14 12:50:02 PM PDT 24 40661654 ps
T10 /workspace/coverage/default/31.rv_dm_stress_all.1707135803 May 14 12:50:14 PM PDT 24 May 14 12:50:25 PM PDT 24 7478188735 ps
T43 /workspace/coverage/default/30.rv_dm_alert_test.3959523286 May 14 12:50:13 PM PDT 24 May 14 12:50:16 PM PDT 24 49505642 ps
T127 /workspace/coverage/default/6.rv_dm_alert_test.3765654383 May 14 12:49:54 PM PDT 24 May 14 12:49:55 PM PDT 24 23318822 ps
T119 /workspace/coverage/default/46.rv_dm_alert_test.3241648946 May 14 12:50:35 PM PDT 24 May 14 12:50:37 PM PDT 24 59380092 ps
T135 /workspace/coverage/default/47.rv_dm_alert_test.1447138831 May 14 12:50:49 PM PDT 24 May 14 12:50:51 PM PDT 24 31686335 ps
T46 /workspace/coverage/default/24.rv_dm_alert_test.1460268813 May 14 12:50:34 PM PDT 24 May 14 12:50:36 PM PDT 24 45659212 ps
T11 /workspace/coverage/default/16.rv_dm_stress_all.2468972227 May 14 12:50:10 PM PDT 24 May 14 12:50:21 PM PDT 24 4347871459 ps
T62 /workspace/coverage/default/6.rv_dm_stress_all.1964779958 May 14 12:49:57 PM PDT 24 May 14 12:50:03 PM PDT 24 1182852841 ps
T122 /workspace/coverage/default/43.rv_dm_alert_test.2919866633 May 14 12:50:18 PM PDT 24 May 14 12:50:21 PM PDT 24 29704219 ps
T143 /workspace/coverage/default/48.rv_dm_alert_test.905197048 May 14 12:50:27 PM PDT 24 May 14 12:50:29 PM PDT 24 45799164 ps
T134 /workspace/coverage/default/18.rv_dm_alert_test.531608638 May 14 12:50:20 PM PDT 24 May 14 12:50:23 PM PDT 24 31696975 ps
T141 /workspace/coverage/default/32.rv_dm_alert_test.1599843258 May 14 12:50:16 PM PDT 24 May 14 12:50:20 PM PDT 24 95870257 ps
T108 /workspace/coverage/default/40.rv_dm_alert_test.296782063 May 14 12:50:19 PM PDT 24 May 14 12:50:22 PM PDT 24 35642699 ps
T16 /workspace/coverage/default/1.rv_dm_progbuf_read_write_execute.1969580404 May 14 12:49:46 PM PDT 24 May 14 12:49:49 PM PDT 24 129746994 ps
T144 /workspace/coverage/default/2.rv_dm_alert_test.353181695 May 14 12:49:54 PM PDT 24 May 14 12:49:56 PM PDT 24 22830402 ps
T124 /workspace/coverage/default/9.rv_dm_alert_test.4164295411 May 14 12:50:05 PM PDT 24 May 14 12:50:08 PM PDT 24 113139540 ps
T145 /workspace/coverage/default/0.rv_dm_jtag_dtm_idle_hint.4147220576 May 14 12:49:38 PM PDT 24 May 14 12:49:40 PM PDT 24 73666648 ps
T146 /workspace/coverage/default/34.rv_dm_alert_test.1745062702 May 14 12:50:14 PM PDT 24 May 14 12:50:18 PM PDT 24 55069476 ps
T132 /workspace/coverage/default/26.rv_dm_alert_test.2606765287 May 14 12:50:14 PM PDT 24 May 14 12:50:18 PM PDT 24 15669264 ps
T24 /workspace/coverage/default/19.rv_dm_stress_all.416068450 May 14 12:50:12 PM PDT 24 May 14 12:50:25 PM PDT 24 5881983409 ps
T131 /workspace/coverage/default/13.rv_dm_alert_test.958788815 May 14 12:50:08 PM PDT 24 May 14 12:50:12 PM PDT 24 17968113 ps
T139 /workspace/coverage/default/38.rv_dm_alert_test.258336976 May 14 12:50:22 PM PDT 24 May 14 12:50:24 PM PDT 24 15708779 ps
T147 /workspace/coverage/default/39.rv_dm_alert_test.3202213752 May 14 12:50:28 PM PDT 24 May 14 12:50:29 PM PDT 24 44566329 ps
T136 /workspace/coverage/default/33.rv_dm_alert_test.1573438516 May 14 12:50:44 PM PDT 24 May 14 12:50:46 PM PDT 24 40473427 ps
T65 /workspace/coverage/default/39.rv_dm_stress_all.387220649 May 14 12:50:26 PM PDT 24 May 14 12:50:38 PM PDT 24 9658650122 ps
T148 /workspace/coverage/default/1.rv_dm_smoke.994703083 May 14 12:49:44 PM PDT 24 May 14 12:49:48 PM PDT 24 606209977 ps
T121 /workspace/coverage/default/12.rv_dm_alert_test.3393514513 May 14 12:50:09 PM PDT 24 May 14 12:50:12 PM PDT 24 16871280 ps
T128 /workspace/coverage/default/29.rv_dm_alert_test.2292396768 May 14 12:50:14 PM PDT 24 May 14 12:50:20 PM PDT 24 67033354 ps
T149 /workspace/coverage/default/41.rv_dm_alert_test.3424305177 May 14 12:50:19 PM PDT 24 May 14 12:50:22 PM PDT 24 55199222 ps
T47 /workspace/coverage/default/11.rv_dm_alert_test.2181524534 May 14 12:50:02 PM PDT 24 May 14 12:50:06 PM PDT 24 42184343 ps
T129 /workspace/coverage/default/23.rv_dm_alert_test.3434197690 May 14 12:50:32 PM PDT 24 May 14 12:50:34 PM PDT 24 31827636 ps
T125 /workspace/coverage/default/10.rv_dm_alert_test.4225788588 May 14 12:50:05 PM PDT 24 May 14 12:50:09 PM PDT 24 51746635 ps
T137 /workspace/coverage/default/8.rv_dm_alert_test.902769644 May 14 12:50:04 PM PDT 24 May 14 12:50:07 PM PDT 24 60077992 ps
T126 /workspace/coverage/default/35.rv_dm_alert_test.2630746826 May 14 12:50:13 PM PDT 24 May 14 12:50:17 PM PDT 24 162491317 ps
T138 /workspace/coverage/default/27.rv_dm_alert_test.3485270176 May 14 12:50:15 PM PDT 24 May 14 12:50:18 PM PDT 24 51150830 ps
T30 /workspace/coverage/cover_reg_top/18.rv_dm_csr_rw.2750029911 May 14 12:45:26 PM PDT 24 May 14 12:45:29 PM PDT 24 226474860 ps
T26 /workspace/coverage/cover_reg_top/5.rv_dm_csr_mem_rw_with_rand_reset.3660770016 May 14 12:44:56 PM PDT 24 May 14 12:45:04 PM PDT 24 3309835808 ps
T31 /workspace/coverage/cover_reg_top/1.rv_dm_csr_rw.3269997275 May 14 12:44:50 PM PDT 24 May 14 12:44:56 PM PDT 24 43607794 ps
T29 /workspace/coverage/cover_reg_top/18.rv_dm_tl_errors.979444176 May 14 12:45:29 PM PDT 24 May 14 12:45:34 PM PDT 24 74649253 ps
T150 /workspace/coverage/cover_reg_top/7.rv_dm_jtag_dmi_csr_rw.2237251050 May 14 12:44:59 PM PDT 24 May 14 12:45:02 PM PDT 24 365579847 ps
T27 /workspace/coverage/cover_reg_top/9.rv_dm_csr_mem_rw_with_rand_reset.1887023579 May 14 12:44:59 PM PDT 24 May 14 12:45:05 PM PDT 24 1051774673 ps
T52 /workspace/coverage/cover_reg_top/6.rv_dm_same_csr_outstanding.4047041287 May 14 12:45:05 PM PDT 24 May 14 12:45:13 PM PDT 24 284066163 ps
T28 /workspace/coverage/cover_reg_top/15.rv_dm_csr_mem_rw_with_rand_reset.1975316516 May 14 12:45:16 PM PDT 24 May 14 12:45:25 PM PDT 24 2060550096 ps
T66 /workspace/coverage/cover_reg_top/15.rv_dm_tl_intg_err.1273604194 May 14 12:45:18 PM PDT 24 May 14 12:45:30 PM PDT 24 2100953493 ps
T40 /workspace/coverage/cover_reg_top/9.rv_dm_jtag_dmi_csr_rw.2189901553 May 14 12:45:05 PM PDT 24 May 14 12:45:12 PM PDT 24 2524926226 ps
T72 /workspace/coverage/cover_reg_top/3.rv_dm_csr_rw.1304239777 May 14 12:44:54 PM PDT 24 May 14 12:44:59 PM PDT 24 96195205 ps
T59 /workspace/coverage/cover_reg_top/8.rv_dm_jtag_dtm_csr_rw.594797763 May 14 12:45:14 PM PDT 24 May 14 12:45:17 PM PDT 24 68274667 ps
T73 /workspace/coverage/cover_reg_top/5.rv_dm_same_csr_outstanding.2933289247 May 14 12:44:51 PM PDT 24 May 14 12:45:02 PM PDT 24 419952379 ps
T60 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_bit_bash.1406793833 May 14 12:45:04 PM PDT 24 May 14 12:45:16 PM PDT 24 5636673712 ps
T67 /workspace/coverage/cover_reg_top/3.rv_dm_tl_intg_err.2713106753 May 14 12:45:09 PM PDT 24 May 14 12:45:31 PM PDT 24 2283170673 ps
T74 /workspace/coverage/cover_reg_top/1.rv_dm_csr_aliasing.1236443721 May 14 12:44:49 PM PDT 24 May 14 12:45:17 PM PDT 24 560720998 ps
T151 /workspace/coverage/cover_reg_top/14.rv_dm_jtag_dmi_csr_rw.152676310 May 14 12:45:20 PM PDT 24 May 14 12:45:23 PM PDT 24 746579270 ps
T61 /workspace/coverage/cover_reg_top/7.rv_dm_jtag_dtm_csr_rw.543978255 May 14 12:45:07 PM PDT 24 May 14 12:45:10 PM PDT 24 63451307 ps
T41 /workspace/coverage/cover_reg_top/11.rv_dm_jtag_dmi_csr_rw.2872347061 May 14 12:45:05 PM PDT 24 May 14 12:45:08 PM PDT 24 421658153 ps
T38 /workspace/coverage/cover_reg_top/12.rv_dm_jtag_dmi_csr_rw.3463569373 May 14 12:45:17 PM PDT 24 May 14 12:45:24 PM PDT 24 1082743742 ps
T75 /workspace/coverage/cover_reg_top/3.rv_dm_csr_aliasing.6663865 May 14 12:44:47 PM PDT 24 May 14 12:46:00 PM PDT 24 1179623918 ps
T57 /workspace/coverage/cover_reg_top/14.rv_dm_same_csr_outstanding.3565227453 May 14 12:45:14 PM PDT 24 May 14 12:45:25 PM PDT 24 1689634241 ps
T152 /workspace/coverage/cover_reg_top/10.rv_dm_jtag_dtm_csr_rw.4031994930 May 14 12:45:07 PM PDT 24 May 14 12:45:09 PM PDT 24 231629050 ps
T76 /workspace/coverage/cover_reg_top/8.rv_dm_same_csr_outstanding.2611726399 May 14 12:44:58 PM PDT 24 May 14 12:45:03 PM PDT 24 293765429 ps
T153 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_bit_bash.2319734191 May 14 12:44:47 PM PDT 24 May 14 12:44:54 PM PDT 24 2638851717 ps
T77 /workspace/coverage/cover_reg_top/17.rv_dm_csr_rw.3500239219 May 14 12:45:08 PM PDT 24 May 14 12:45:11 PM PDT 24 234729989 ps
T53 /workspace/coverage/cover_reg_top/22.rv_dm_tap_fsm_rand_reset.1439665132 May 14 12:45:32 PM PDT 24 May 14 12:45:48 PM PDT 24 12920057678 ps
T68 /workspace/coverage/cover_reg_top/19.rv_dm_csr_mem_rw_with_rand_reset.1950342968 May 14 12:45:13 PM PDT 24 May 14 12:45:22 PM PDT 24 9009971557 ps
T80 /workspace/coverage/cover_reg_top/2.rv_dm_csr_hw_reset.3961857275 May 14 12:44:49 PM PDT 24 May 14 12:44:55 PM PDT 24 549186083 ps
T154 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_bit_bash.3799196104 May 14 12:44:48 PM PDT 24 May 14 12:45:07 PM PDT 24 4710910745 ps
T155 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_rw.1515680146 May 14 12:44:48 PM PDT 24 May 14 12:44:57 PM PDT 24 1460797377 ps
T156 /workspace/coverage/cover_reg_top/5.rv_dm_jtag_dmi_csr_rw.4279976318 May 14 12:44:59 PM PDT 24 May 14 12:45:03 PM PDT 24 784755449 ps
T81 /workspace/coverage/cover_reg_top/0.rv_dm_csr_aliasing.2506584563 May 14 12:44:46 PM PDT 24 May 14 12:45:58 PM PDT 24 2290637825 ps
T82 /workspace/coverage/cover_reg_top/13.rv_dm_csr_rw.621873456 May 14 12:45:08 PM PDT 24 May 14 12:45:12 PM PDT 24 52618343 ps
T157 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_hw_reset.1472779008 May 14 12:44:54 PM PDT 24 May 14 12:44:57 PM PDT 24 172563711 ps
T158 /workspace/coverage/cover_reg_top/13.rv_dm_jtag_dtm_csr_rw.1432485961 May 14 12:45:07 PM PDT 24 May 14 12:45:10 PM PDT 24 57193689 ps
T69 /workspace/coverage/cover_reg_top/5.rv_dm_tl_errors.554222815 May 14 12:45:00 PM PDT 24 May 14 12:45:07 PM PDT 24 214150732 ps
T159 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_rw.2991915010 May 14 12:44:50 PM PDT 24 May 14 12:44:54 PM PDT 24 45901527 ps
T70 /workspace/coverage/cover_reg_top/0.rv_dm_csr_mem_rw_with_rand_reset.863500431 May 14 12:44:49 PM PDT 24 May 14 12:44:56 PM PDT 24 274962064 ps
T160 /workspace/coverage/cover_reg_top/18.rv_dm_jtag_dmi_csr_rw.3974743199 May 14 12:45:13 PM PDT 24 May 14 12:45:17 PM PDT 24 313240944 ps
T71 /workspace/coverage/cover_reg_top/0.rv_dm_tl_intg_err.323771592 May 14 12:44:47 PM PDT 24 May 14 12:45:03 PM PDT 24 625756373 ps
T34 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_hw_reset.31734698 May 14 12:44:46 PM PDT 24 May 14 12:44:51 PM PDT 24 1480032205 ps
T78 /workspace/coverage/cover_reg_top/13.rv_dm_csr_mem_rw_with_rand_reset.1323982602 May 14 12:45:13 PM PDT 24 May 14 12:45:20 PM PDT 24 259444308 ps
T83 /workspace/coverage/cover_reg_top/4.rv_dm_csr_bit_bash.2088007050 May 14 12:44:57 PM PDT 24 May 14 12:45:32 PM PDT 24 2566581148 ps
T39 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_bit_bash.2710228075 May 14 12:44:47 PM PDT 24 May 14 12:46:52 PM PDT 24 71986679526 ps
T79 /workspace/coverage/cover_reg_top/13.rv_dm_tl_errors.3306102830 May 14 12:45:23 PM PDT 24 May 14 12:45:31 PM PDT 24 254076291 ps
T161 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_aliasing.1086689322 May 14 12:44:47 PM PDT 24 May 14 12:45:24 PM PDT 24 8943472354 ps
T162 /workspace/coverage/cover_reg_top/8.rv_dm_csr_rw.2286568301 May 14 12:45:16 PM PDT 24 May 14 12:45:21 PM PDT 24 596400957 ps
T163 /workspace/coverage/cover_reg_top/11.rv_dm_csr_mem_rw_with_rand_reset.3673597993 May 14 12:45:11 PM PDT 24 May 14 12:45:18 PM PDT 24 3216965868 ps
T114 /workspace/coverage/cover_reg_top/12.rv_dm_tl_intg_err.2111506067 May 14 12:45:06 PM PDT 24 May 14 12:45:16 PM PDT 24 431715113 ps
T84 /workspace/coverage/cover_reg_top/9.rv_dm_same_csr_outstanding.1311040625 May 14 12:45:11 PM PDT 24 May 14 12:45:21 PM PDT 24 286221060 ps
T140 /workspace/coverage/cover_reg_top/1.rv_dm_csr_bit_bash.3304247484 May 14 12:44:46 PM PDT 24 May 14 12:45:22 PM PDT 24 12881661047 ps
T164 /workspace/coverage/cover_reg_top/9.rv_dm_tl_errors.760244102 May 14 12:45:08 PM PDT 24 May 14 12:45:14 PM PDT 24 470537385 ps
T165 /workspace/coverage/cover_reg_top/4.rv_dm_tl_errors.1879321522 May 14 12:44:55 PM PDT 24 May 14 12:45:00 PM PDT 24 80076827 ps
T166 /workspace/coverage/cover_reg_top/16.rv_dm_jtag_dmi_csr_rw.3427090138 May 14 12:45:11 PM PDT 24 May 14 12:45:16 PM PDT 24 2370806107 ps
T167 /workspace/coverage/cover_reg_top/3.rv_dm_mem_partial_access.1733507611 May 14 12:45:08 PM PDT 24 May 14 12:45:10 PM PDT 24 53668779 ps
T168 /workspace/coverage/cover_reg_top/15.rv_dm_jtag_dtm_csr_rw.3672555726 May 14 12:45:20 PM PDT 24 May 14 12:45:22 PM PDT 24 29894509 ps
T169 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_rw.1866837811 May 14 12:44:58 PM PDT 24 May 14 12:45:01 PM PDT 24 83486365 ps
T58 /workspace/coverage/cover_reg_top/39.rv_dm_tap_fsm_rand_reset.44705851 May 14 12:45:34 PM PDT 24 May 14 12:46:18 PM PDT 24 11788617354 ps
T104 /workspace/coverage/cover_reg_top/9.rv_dm_tl_intg_err.4114188328 May 14 12:45:03 PM PDT 24 May 14 12:45:12 PM PDT 24 312989845 ps
T97 /workspace/coverage/cover_reg_top/3.rv_dm_csr_bit_bash.2350901572 May 14 12:45:11 PM PDT 24 May 14 12:45:49 PM PDT 24 10516706990 ps
T170 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_bit_bash.904454124 May 14 12:45:10 PM PDT 24 May 14 12:46:12 PM PDT 24 16023146124 ps
T171 /workspace/coverage/cover_reg_top/10.rv_dm_csr_rw.3759774785 May 14 12:44:57 PM PDT 24 May 14 12:45:01 PM PDT 24 275664376 ps
T172 /workspace/coverage/cover_reg_top/17.rv_dm_jtag_dmi_csr_rw.174258078 May 14 12:45:16 PM PDT 24 May 14 12:45:20 PM PDT 24 325762573 ps
T173 /workspace/coverage/cover_reg_top/4.rv_dm_mem_walk.1105429056 May 14 12:45:04 PM PDT 24 May 14 12:45:06 PM PDT 24 24748851 ps
T106 /workspace/coverage/cover_reg_top/14.rv_dm_tl_intg_err.421383428 May 14 12:45:09 PM PDT 24 May 14 12:45:27 PM PDT 24 1256476015 ps
T115 /workspace/coverage/cover_reg_top/11.rv_dm_tl_intg_err.2076499493 May 14 12:45:05 PM PDT 24 May 14 12:45:24 PM PDT 24 2210190470 ps
T174 /workspace/coverage/cover_reg_top/1.rv_dm_mem_partial_access.1435435360 May 14 12:44:51 PM PDT 24 May 14 12:44:55 PM PDT 24 31834031 ps
T107 /workspace/coverage/cover_reg_top/2.rv_dm_tl_intg_err.1051048555 May 14 12:44:47 PM PDT 24 May 14 12:45:09 PM PDT 24 4443467770 ps
T175 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_aliasing.413524969 May 14 12:45:02 PM PDT 24 May 14 12:45:04 PM PDT 24 156247573 ps
T109 /workspace/coverage/cover_reg_top/33.rv_dm_tap_fsm_rand_reset.3883494730 May 14 12:45:21 PM PDT 24 May 14 12:45:45 PM PDT 24 37923114487 ps
T105 /workspace/coverage/cover_reg_top/16.rv_dm_tap_fsm_rand_reset.1352964005 May 14 12:45:13 PM PDT 24 May 14 12:45:35 PM PDT 24 12744318094 ps
T116 /workspace/coverage/cover_reg_top/16.rv_dm_tl_intg_err.1675950729 May 14 12:45:08 PM PDT 24 May 14 12:45:29 PM PDT 24 1676916028 ps
T92 /workspace/coverage/cover_reg_top/9.rv_dm_csr_rw.807498169 May 14 12:45:14 PM PDT 24 May 14 12:45:18 PM PDT 24 47888970 ps
T176 /workspace/coverage/cover_reg_top/16.rv_dm_csr_mem_rw_with_rand_reset.966578515 May 14 12:45:18 PM PDT 24 May 14 12:45:24 PM PDT 24 945586084 ps
T177 /workspace/coverage/cover_reg_top/2.rv_dm_csr_mem_rw_with_rand_reset.2477911690 May 14 12:44:49 PM PDT 24 May 14 12:44:58 PM PDT 24 6291608897 ps
T85 /workspace/coverage/cover_reg_top/12.rv_dm_same_csr_outstanding.2624988749 May 14 12:45:27 PM PDT 24 May 14 12:45:32 PM PDT 24 213600639 ps
T93 /workspace/coverage/cover_reg_top/0.rv_dm_csr_hw_reset.1058874773 May 14 12:44:45 PM PDT 24 May 14 12:44:50 PM PDT 24 206454850 ps
T110 /workspace/coverage/cover_reg_top/19.rv_dm_tl_errors.884396338 May 14 12:45:19 PM PDT 24 May 14 12:45:26 PM PDT 24 87237101 ps
T178 /workspace/coverage/cover_reg_top/19.rv_dm_jtag_dmi_csr_rw.2052479737 May 14 12:45:17 PM PDT 24 May 14 12:45:20 PM PDT 24 247107806 ps
T179 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_aliasing.2825058273 May 14 12:44:46 PM PDT 24 May 14 12:44:51 PM PDT 24 78489485 ps
T86 /workspace/coverage/cover_reg_top/2.rv_dm_same_csr_outstanding.130209502 May 14 12:44:48 PM PDT 24 May 14 12:44:59 PM PDT 24 282163525 ps
T87 /workspace/coverage/cover_reg_top/13.rv_dm_same_csr_outstanding.2692642669 May 14 12:45:32 PM PDT 24 May 14 12:45:41 PM PDT 24 2062017272 ps
T180 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_rw.315008398 May 14 12:44:51 PM PDT 24 May 14 12:44:55 PM PDT 24 43276988 ps
T181 /workspace/coverage/cover_reg_top/28.rv_dm_tap_fsm_rand_reset.2464017181 May 14 12:45:30 PM PDT 24 May 14 12:45:46 PM PDT 24 7986224324 ps
T182 /workspace/coverage/cover_reg_top/2.rv_dm_mem_walk.2991408262 May 14 12:44:57 PM PDT 24 May 14 12:44:59 PM PDT 24 119684874 ps
T183 /workspace/coverage/cover_reg_top/1.rv_dm_tl_errors.2030683102 May 14 12:44:48 PM PDT 24 May 14 12:44:56 PM PDT 24 777642586 ps
T184 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_bit_bash.2783141105 May 14 12:44:44 PM PDT 24 May 14 12:44:50 PM PDT 24 1224342055 ps
T94 /workspace/coverage/cover_reg_top/1.rv_dm_csr_hw_reset.3308845832 May 14 12:44:47 PM PDT 24 May 14 12:44:53 PM PDT 24 352226370 ps
T185 /workspace/coverage/cover_reg_top/2.rv_dm_tl_errors.1186428623 May 14 12:44:47 PM PDT 24 May 14 12:44:54 PM PDT 24 138902124 ps
T186 /workspace/coverage/cover_reg_top/2.rv_dm_csr_bit_bash.3941861857 May 14 12:44:45 PM PDT 24 May 14 12:45:17 PM PDT 24 723181959 ps
T187 /workspace/coverage/cover_reg_top/36.rv_dm_tap_fsm_rand_reset.2976554879 May 14 12:45:24 PM PDT 24 May 14 12:45:41 PM PDT 24 9317332785 ps
T95 /workspace/coverage/cover_reg_top/19.rv_dm_csr_rw.523795785 May 14 12:45:34 PM PDT 24 May 14 12:45:39 PM PDT 24 40053807 ps
T188 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_aliasing.336397210 May 14 12:44:57 PM PDT 24 May 14 12:45:00 PM PDT 24 427403557 ps
T189 /workspace/coverage/cover_reg_top/12.rv_dm_tap_fsm_rand_reset.863649499 May 14 12:45:33 PM PDT 24 May 14 12:46:03 PM PDT 24 25929953748 ps
T190 /workspace/coverage/cover_reg_top/8.rv_dm_jtag_dmi_csr_rw.2271570073 May 14 12:45:06 PM PDT 24 May 14 12:45:11 PM PDT 24 934278223 ps
T191 /workspace/coverage/cover_reg_top/19.rv_dm_jtag_dtm_csr_rw.2019851375 May 14 12:45:21 PM PDT 24 May 14 12:45:24 PM PDT 24 131942007 ps
T192 /workspace/coverage/cover_reg_top/3.rv_dm_tl_errors.4187779690 May 14 12:45:10 PM PDT 24 May 14 12:45:15 PM PDT 24 337720136 ps
T102 /workspace/coverage/cover_reg_top/4.rv_dm_same_csr_outstanding.1193418 May 14 12:45:03 PM PDT 24 May 14 12:45:08 PM PDT 24 303343047 ps
T193 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_hw_reset.675413380 May 14 12:44:50 PM PDT 24 May 14 12:44:54 PM PDT 24 55950011 ps
T112 /workspace/coverage/cover_reg_top/10.rv_dm_tl_intg_err.1458803374 May 14 12:44:56 PM PDT 24 May 14 12:45:13 PM PDT 24 467971294 ps
T88 /workspace/coverage/cover_reg_top/19.rv_dm_same_csr_outstanding.1115173733 May 14 12:45:23 PM PDT 24 May 14 12:45:31 PM PDT 24 524821528 ps
T194 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_bit_bash.60177178 May 14 12:44:49 PM PDT 24 May 14 12:48:35 PM PDT 24 79933679931 ps
T195 /workspace/coverage/cover_reg_top/14.rv_dm_csr_mem_rw_with_rand_reset.869331233 May 14 12:45:27 PM PDT 24 May 14 12:45:32 PM PDT 24 347803357 ps
T196 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_bit_bash.3716887285 May 14 12:44:52 PM PDT 24 May 14 12:44:59 PM PDT 24 1099544068 ps
T35 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_hw_reset.212487520 May 14 12:44:53 PM PDT 24 May 14 12:44:58 PM PDT 24 828518549 ps
T197 /workspace/coverage/cover_reg_top/16.rv_dm_jtag_dtm_csr_rw.1853985241 May 14 12:45:13 PM PDT 24 May 14 12:45:17 PM PDT 24 59240326 ps
T198 /workspace/coverage/cover_reg_top/17.rv_dm_csr_mem_rw_with_rand_reset.2197082145 May 14 12:45:15 PM PDT 24 May 14 12:45:22 PM PDT 24 1213710100 ps
T89 /workspace/coverage/cover_reg_top/3.rv_dm_same_csr_outstanding.3858134700 May 14 12:44:58 PM PDT 24 May 14 12:45:04 PM PDT 24 509717636 ps
T199 /workspace/coverage/cover_reg_top/8.rv_dm_csr_mem_rw_with_rand_reset.2147916281 May 14 12:45:06 PM PDT 24 May 14 12:45:11 PM PDT 24 1980574246 ps
T200 /workspace/coverage/cover_reg_top/6.rv_dm_csr_mem_rw_with_rand_reset.9155673 May 14 12:44:53 PM PDT 24 May 14 12:44:59 PM PDT 24 172438010 ps
T201 /workspace/coverage/cover_reg_top/0.rv_dm_same_csr_outstanding.839254963 May 14 12:44:48 PM PDT 24 May 14 12:44:56 PM PDT 24 487809542 ps
T117 /workspace/coverage/cover_reg_top/7.rv_dm_tl_intg_err.3433198143 May 14 12:44:54 PM PDT 24 May 14 12:45:05 PM PDT 24 450726325 ps
T103 /workspace/coverage/cover_reg_top/17.rv_dm_tl_intg_err.99011612 May 14 12:45:15 PM PDT 24 May 14 12:45:37 PM PDT 24 4255611130 ps
T202 /workspace/coverage/cover_reg_top/3.rv_dm_csr_mem_rw_with_rand_reset.1913102048 May 14 12:44:57 PM PDT 24 May 14 12:45:00 PM PDT 24 529101656 ps
T203 /workspace/coverage/cover_reg_top/0.rv_dm_mem_partial_access.2399942938 May 14 12:44:44 PM PDT 24 May 14 12:44:47 PM PDT 24 24799784 ps
T204 /workspace/coverage/cover_reg_top/15.rv_dm_same_csr_outstanding.1889832441 May 14 12:45:08 PM PDT 24 May 14 12:45:16 PM PDT 24 810661877 ps
T205 /workspace/coverage/cover_reg_top/17.rv_dm_tap_fsm_rand_reset.3865962925 May 14 12:45:17 PM PDT 24 May 14 12:45:36 PM PDT 24 9108550099 ps
T96 /workspace/coverage/cover_reg_top/5.rv_dm_csr_rw.394234633 May 14 12:45:00 PM PDT 24 May 14 12:45:04 PM PDT 24 169353019 ps
T206 /workspace/coverage/cover_reg_top/2.rv_dm_csr_aliasing.1534211972 May 14 12:44:48 PM PDT 24 May 14 12:45:57 PM PDT 24 1949764476 ps
T207 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_bit_bash.3316833108 May 14 12:44:46 PM PDT 24 May 14 12:45:31 PM PDT 24 42666623348 ps
T208 /workspace/coverage/cover_reg_top/4.rv_dm_csr_hw_reset.446263881 May 14 12:44:57 PM PDT 24 May 14 12:45:05 PM PDT 24 188507307 ps
T209 /workspace/coverage/cover_reg_top/4.rv_dm_tl_intg_err.711153002 May 14 12:44:57 PM PDT 24 May 14 12:45:08 PM PDT 24 485935372 ps
T210 /workspace/coverage/cover_reg_top/3.rv_dm_mem_walk.2666621630 May 14 12:45:08 PM PDT 24 May 14 12:45:10 PM PDT 24 83998648 ps
T211 /workspace/coverage/cover_reg_top/5.rv_dm_tl_intg_err.2067358758 May 14 12:45:05 PM PDT 24 May 14 12:45:26 PM PDT 24 1193213188 ps
T212 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_aliasing.1470833237 May 14 12:44:49 PM PDT 24 May 14 12:44:54 PM PDT 24 289206093 ps
T213 /workspace/coverage/cover_reg_top/9.rv_dm_jtag_dtm_csr_rw.559725592 May 14 12:44:58 PM PDT 24 May 14 12:45:01 PM PDT 24 65378696 ps
T214 /workspace/coverage/cover_reg_top/4.rv_dm_mem_partial_access.614887138 May 14 12:44:52 PM PDT 24 May 14 12:44:56 PM PDT 24 30913656 ps
T215 /workspace/coverage/cover_reg_top/19.rv_dm_tap_fsm_rand_reset.720623202 May 14 12:45:20 PM PDT 24 May 14 12:46:10 PM PDT 24 15220537803 ps
T216 /workspace/coverage/cover_reg_top/5.rv_dm_jtag_dtm_csr_rw.593736518 May 14 12:45:00 PM PDT 24 May 14 12:45:03 PM PDT 24 47467224 ps
T217 /workspace/coverage/cover_reg_top/3.rv_dm_csr_hw_reset.2378923466 May 14 12:44:55 PM PDT 24 May 14 12:45:00 PM PDT 24 94309287 ps
T218 /workspace/coverage/cover_reg_top/7.rv_dm_same_csr_outstanding.2610924880 May 14 12:45:07 PM PDT 24 May 14 12:45:13 PM PDT 24 514577029 ps
T219 /workspace/coverage/cover_reg_top/6.rv_dm_jtag_dtm_csr_rw.3680381117 May 14 12:44:58 PM PDT 24 May 14 12:45:01 PM PDT 24 39557413 ps
T220 /workspace/coverage/cover_reg_top/2.rv_dm_mem_partial_access.3794646843 May 14 12:44:50 PM PDT 24 May 14 12:44:54 PM PDT 24 39353759 ps
T221 /workspace/coverage/cover_reg_top/10.rv_dm_csr_mem_rw_with_rand_reset.1057366513 May 14 12:45:10 PM PDT 24 May 14 12:45:17 PM PDT 24 1837292719 ps
T222 /workspace/coverage/cover_reg_top/1.rv_dm_mem_walk.2433888102 May 14 12:44:48 PM PDT 24 May 14 12:44:52 PM PDT 24 29152084 ps
T223 /workspace/coverage/cover_reg_top/17.rv_dm_jtag_dtm_csr_rw.648339905 May 14 12:45:28 PM PDT 24 May 14 12:45:30 PM PDT 24 62812339 ps
T37 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_hw_reset.4279171685 May 14 12:44:50 PM PDT 24 May 14 12:44:57 PM PDT 24 1692650369 ps
T224 /workspace/coverage/cover_reg_top/14.rv_dm_tl_errors.1853040078 May 14 12:45:18 PM PDT 24 May 14 12:45:22 PM PDT 24 52862255 ps
T225 /workspace/coverage/cover_reg_top/16.rv_dm_tl_errors.997345908 May 14 12:45:15 PM PDT 24 May 14 12:45:22 PM PDT 24 610936329 ps
T226 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_hw_reset.2575865879 May 14 12:44:53 PM PDT 24 May 14 12:44:56 PM PDT 24 116579293 ps
T227 /workspace/coverage/cover_reg_top/15.rv_dm_csr_rw.1350041661 May 14 12:45:18 PM PDT 24 May 14 12:45:21 PM PDT 24 62700603 ps
T228 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_rw.3920483579 May 14 12:44:46 PM PDT 24 May 14 12:44:51 PM PDT 24 125559479 ps
T100 /workspace/coverage/cover_reg_top/6.rv_dm_csr_rw.982748358 May 14 12:45:01 PM PDT 24 May 14 12:45:05 PM PDT 24 313167564 ps
T229 /workspace/coverage/cover_reg_top/12.rv_dm_csr_rw.2650722674 May 14 12:45:11 PM PDT 24 May 14 12:45:15 PM PDT 24 179410013 ps
T230 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_aliasing.749111471 May 14 12:44:48 PM PDT 24 May 14 12:45:17 PM PDT 24 8077385875 ps
T231 /workspace/coverage/cover_reg_top/18.rv_dm_csr_mem_rw_with_rand_reset.1876147864 May 14 12:45:22 PM PDT 24 May 14 12:45:27 PM PDT 24 191643993 ps
T232 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_rw.4244267588 May 14 12:44:50 PM PDT 24 May 14 12:44:55 PM PDT 24 298816865 ps
T233 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_rw.3107995141 May 14 12:44:47 PM PDT 24 May 14 12:44:52 PM PDT 24 253236672 ps
T234 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_hw_reset.2147187010 May 14 12:44:47 PM PDT 24 May 14 12:44:52 PM PDT 24 237926609 ps
T98 /workspace/coverage/cover_reg_top/14.rv_dm_csr_rw.4150041828 May 14 12:45:26 PM PDT 24 May 14 12:45:29 PM PDT 24 154519252 ps
T235 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_rw.1452465084 May 14 12:44:59 PM PDT 24 May 14 12:45:02 PM PDT 24 27681913 ps
T236 /workspace/coverage/cover_reg_top/15.rv_dm_jtag_dmi_csr_rw.1717136319 May 14 12:45:12 PM PDT 24 May 14 12:45:17 PM PDT 24 307973036 ps
T237 /workspace/coverage/cover_reg_top/1.rv_dm_csr_mem_rw_with_rand_reset.861710698 May 14 12:44:50 PM PDT 24 May 14 12:44:57 PM PDT 24 673229770 ps
T238 /workspace/coverage/cover_reg_top/10.rv_dm_tap_fsm_rand_reset.518979922 May 14 12:45:14 PM PDT 24 May 14 12:45:35 PM PDT 24 11344520102 ps
T239 /workspace/coverage/cover_reg_top/6.rv_dm_jtag_dmi_csr_rw.3227429423 May 14 12:44:52 PM PDT 24 May 14 12:44:56 PM PDT 24 267398125 ps
T99 /workspace/coverage/cover_reg_top/7.rv_dm_csr_rw.42096654 May 14 12:44:57 PM PDT 24 May 14 12:45:01 PM PDT 24 223144020 ps
T111 /workspace/coverage/cover_reg_top/18.rv_dm_tl_intg_err.2120631748 May 14 12:45:17 PM PDT 24 May 14 12:45:38 PM PDT 24 982428443 ps
T240 /workspace/coverage/cover_reg_top/12.rv_dm_jtag_dtm_csr_rw.370984491 May 14 12:45:10 PM PDT 24 May 14 12:45:14 PM PDT 24 53253577 ps
T118 /workspace/coverage/cover_reg_top/8.rv_dm_tl_intg_err.516514064 May 14 12:45:06 PM PDT 24 May 14 12:45:24 PM PDT 24 1437773226 ps
T241 /workspace/coverage/cover_reg_top/14.rv_dm_jtag_dtm_csr_rw.15718314 May 14 12:45:19 PM PDT 24 May 14 12:45:22 PM PDT 24 36544652 ps
T242 /workspace/coverage/cover_reg_top/0.rv_dm_mem_walk.3867525725 May 14 12:44:48 PM PDT 24 May 14 12:44:52 PM PDT 24 174429263 ps
T243 /workspace/coverage/cover_reg_top/11.rv_dm_jtag_dtm_csr_rw.2396993580 May 14 12:45:07 PM PDT 24 May 14 12:45:09 PM PDT 24 95530426 ps
T244 /workspace/coverage/cover_reg_top/15.rv_dm_tl_errors.491561782 May 14 12:45:14 PM PDT 24 May 14 12:45:20 PM PDT 24 110047162 ps
T90 /workspace/coverage/cover_reg_top/16.rv_dm_csr_rw.296814355 May 14 12:45:16 PM PDT 24 May 14 12:45:20 PM PDT 24 207245273 ps
T36 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_hw_reset.3616237347 May 14 12:44:58 PM PDT 24 May 14 12:45:01 PM PDT 24 1532519730 ps
T245 /workspace/coverage/cover_reg_top/12.rv_dm_tl_errors.1297384125 May 14 12:45:15 PM PDT 24 May 14 12:45:21 PM PDT 24 908271178 ps
T246 /workspace/coverage/cover_reg_top/4.rv_dm_csr_mem_rw_with_rand_reset.1212832667 May 14 12:45:00 PM PDT 24 May 14 12:45:05 PM PDT 24 143488716 ps
T247 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_rw.1470120051 May 14 12:44:53 PM PDT 24 May 14 12:44:58 PM PDT 24 424742342 ps
T248 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_hw_reset.3940943412 May 14 12:44:47 PM PDT 24 May 14 12:44:52 PM PDT 24 60840927 ps
T249 /workspace/coverage/cover_reg_top/27.rv_dm_tap_fsm_rand_reset.1443690721 May 14 12:45:21 PM PDT 24 May 14 12:45:46 PM PDT 24 7190177799 ps
T250 /workspace/coverage/cover_reg_top/7.rv_dm_csr_mem_rw_with_rand_reset.760720779 May 14 12:45:14 PM PDT 24 May 14 12:45:19 PM PDT 24 130795059 ps
T251 /workspace/coverage/cover_reg_top/11.rv_dm_csr_rw.1779409790 May 14 12:45:05 PM PDT 24 May 14 12:45:08 PM PDT 24 192854870 ps
T252 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_aliasing.965544607 May 14 12:44:54 PM PDT 24 May 14 12:45:30 PM PDT 24 15008057477 ps
T54 /workspace/coverage/cover_reg_top/1.rv_dm_tl_intg_err.4239275453 May 14 12:44:47 PM PDT 24 May 14 12:45:11 PM PDT 24 4397980651 ps
T253 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_rw.1162286043 May 14 12:44:59 PM PDT 24 May 14 12:45:03 PM PDT 24 1071808717 ps
T254 /workspace/coverage/cover_reg_top/10.rv_dm_tl_errors.1630590105 May 14 12:45:14 PM PDT 24 May 14 12:45:20 PM PDT 24 99734382 ps
T255 /workspace/coverage/cover_reg_top/11.rv_dm_same_csr_outstanding.780215464 May 14 12:44:58 PM PDT 24 May 14 12:45:05 PM PDT 24 276018775 ps
T256 /workspace/coverage/cover_reg_top/10.rv_dm_same_csr_outstanding.3588426607 May 14 12:45:07 PM PDT 24 May 14 12:45:12 PM PDT 24 257690830 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%