Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
74.88 90.63 76.24 85.89 60.26 77.17 98.52 35.48


Total tests in report: 274
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
54.12 54.12 83.43 83.43 53.30 53.30 32.21 32.21 48.72 48.72 66.17 66.17 91.97 91.97 3.01 3.01 /workspace/coverage/default/19.rv_dm_stress_all.271239306
60.85 6.73 87.61 4.18 62.91 9.62 61.15 28.94 48.72 0.00 68.33 2.17 93.24 1.27 3.95 0.95 /workspace/coverage/default/27.rv_dm_alert_test.3163651349
65.42 4.58 87.81 0.20 67.17 4.26 64.11 2.96 48.72 0.00 69.00 0.67 94.51 1.27 26.63 22.68 /workspace/coverage/cover_reg_top/10.rv_dm_tl_errors.3041344676
67.56 2.13 89.83 2.01 70.05 2.88 64.35 0.24 53.85 5.13 73.50 4.50 94.51 0.00 26.80 0.17 /workspace/coverage/default/23.rv_dm_stress_all.245532171
69.62 2.06 89.88 0.05 70.60 0.55 71.34 6.99 58.97 5.13 74.00 0.50 94.51 0.00 28.01 1.20 /workspace/coverage/cover_reg_top/37.rv_dm_tap_fsm_rand_reset.3781307843
71.02 1.40 90.03 0.15 73.49 2.88 73.50 2.16 58.97 0.00 75.17 1.17 94.51 0.00 31.44 3.44 /workspace/coverage/cover_reg_top/2.rv_dm_tl_intg_err.3706987059
72.01 0.99 90.03 0.00 74.04 0.55 77.82 4.32 58.97 0.00 75.33 0.17 96.09 1.58 31.79 0.34 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_hw_reset.4011541655
72.47 0.45 90.03 0.00 74.59 0.55 80.18 2.36 58.97 0.00 75.33 0.00 96.20 0.11 31.96 0.17 /workspace/coverage/default/1.rv_dm_sec_cm.1422945789
72.82 0.35 90.03 0.00 75.14 0.55 80.46 0.28 60.26 1.28 75.50 0.17 96.20 0.00 32.13 0.17 /workspace/coverage/default/3.rv_dm_stress_all.464370709
73.15 0.34 90.03 0.00 75.27 0.14 81.89 1.44 60.26 0.00 75.50 0.00 96.20 0.00 32.90 0.77 /workspace/coverage/cover_reg_top/12.rv_dm_tl_intg_err.1293448274
73.46 0.31 90.03 0.00 75.27 0.00 81.89 0.00 60.26 0.00 75.50 0.00 97.25 1.06 34.02 1.12 /workspace/coverage/cover_reg_top/4.rv_dm_csr_hw_reset.3824472838
73.66 0.20 90.18 0.15 75.41 0.14 82.13 0.24 60.26 0.00 75.83 0.33 97.47 0.21 34.36 0.34 /workspace/coverage/default/14.rv_dm_alert_test.4126577095
73.85 0.19 90.18 0.00 75.55 0.14 83.33 1.20 60.26 0.00 75.83 0.00 97.47 0.00 34.36 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_hw_reset.3768507829
73.99 0.14 90.18 0.00 75.69 0.14 83.97 0.64 60.26 0.00 75.83 0.00 97.47 0.00 34.54 0.17 /workspace/coverage/cover_reg_top/13.rv_dm_tl_intg_err.2818398184
74.10 0.11 90.18 0.00 75.69 0.00 83.97 0.00 60.26 0.00 75.83 0.00 98.20 0.74 34.54 0.00 /workspace/coverage/cover_reg_top/2.rv_dm_csr_hw_reset.1268407535
74.20 0.11 90.28 0.10 75.82 0.14 83.97 0.00 60.26 0.00 76.33 0.50 98.20 0.00 34.54 0.00 /workspace/coverage/default/0.rv_dm_rom_read_access.2075825798
74.29 0.09 90.28 0.00 75.82 0.00 84.05 0.08 60.26 0.00 76.33 0.00 98.20 0.00 35.05 0.52 /workspace/coverage/cover_reg_top/15.rv_dm_tl_errors.378846133
74.36 0.07 90.28 0.00 75.82 0.00 84.45 0.40 60.26 0.00 76.33 0.00 98.20 0.00 35.14 0.09 /workspace/coverage/cover_reg_top/15.rv_dm_tl_intg_err.1071095265
74.42 0.07 90.43 0.15 75.96 0.14 84.45 0.00 60.26 0.00 76.50 0.17 98.20 0.00 35.14 0.00 /workspace/coverage/default/10.rv_dm_stress_all.1523705214
74.48 0.06 90.48 0.05 76.10 0.14 84.45 0.00 60.26 0.00 76.67 0.17 98.20 0.00 35.22 0.09 /workspace/coverage/cover_reg_top/9.rv_dm_tap_fsm_rand_reset.2623216152
74.55 0.06 90.58 0.10 76.10 0.00 84.45 0.00 60.26 0.00 77.00 0.33 98.20 0.00 35.22 0.00 /workspace/coverage/default/0.rv_dm_progbuf_read_write_execute.2190854227
74.60 0.06 90.58 0.00 76.10 0.00 84.57 0.12 60.26 0.00 77.00 0.00 98.31 0.11 35.40 0.17 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_hw_reset.3393905086
74.65 0.05 90.58 0.00 76.10 0.00 84.89 0.32 60.26 0.00 77.00 0.00 98.31 0.00 35.40 0.00 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_bit_bash.4052597168
74.69 0.05 90.58 0.00 76.10 0.00 85.21 0.32 60.26 0.00 77.00 0.00 98.31 0.00 35.40 0.00 /workspace/coverage/cover_reg_top/6.rv_dm_tap_fsm_rand_reset.412213981
74.73 0.04 90.58 0.00 76.10 0.00 85.41 0.20 60.26 0.00 77.00 0.00 98.31 0.00 35.48 0.09 /workspace/coverage/default/20.rv_dm_alert_test.1265058725
74.77 0.03 90.58 0.00 76.10 0.00 85.65 0.24 60.26 0.00 77.00 0.00 98.31 0.00 35.48 0.00 /workspace/coverage/cover_reg_top/14.rv_dm_tl_intg_err.1824485192
74.80 0.03 90.63 0.05 76.10 0.00 85.65 0.00 60.26 0.00 77.17 0.17 98.31 0.00 35.48 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_rw.1036680294
74.83 0.03 90.63 0.00 76.10 0.00 85.65 0.00 60.26 0.00 77.17 0.00 98.52 0.21 35.48 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_same_csr_outstanding.2405114006
74.85 0.02 90.63 0.00 76.24 0.14 85.65 0.00 60.26 0.00 77.17 0.00 98.52 0.00 35.48 0.00 /workspace/coverage/cover_reg_top/12.rv_dm_csr_mem_rw_with_rand_reset.3212892761
74.86 0.01 90.63 0.00 76.24 0.00 85.73 0.08 60.26 0.00 77.17 0.00 98.52 0.00 35.48 0.00 /workspace/coverage/cover_reg_top/18.rv_dm_same_csr_outstanding.1902258480
74.87 0.01 90.63 0.00 76.24 0.00 85.81 0.08 60.26 0.00 77.17 0.00 98.52 0.00 35.48 0.00 /workspace/coverage/cover_reg_top/6.rv_dm_csr_mem_rw_with_rand_reset.3284073025
74.88 0.01 90.63 0.00 76.24 0.00 85.85 0.04 60.26 0.00 77.17 0.00 98.52 0.00 35.48 0.00 /workspace/coverage/cover_reg_top/7.rv_dm_tl_errors.2220849085
74.88 0.01 90.63 0.00 76.24 0.00 85.89 0.04 60.26 0.00 77.17 0.00 98.52 0.00 35.48 0.00 /workspace/coverage/default/0.rv_dm_alert_test.1986595461

Tests that do not contribute to grading

Name
/workspace/coverage/cover_reg_top/0.rv_dm_csr_aliasing.1900995315
/workspace/coverage/cover_reg_top/0.rv_dm_csr_bit_bash.2306222459
/workspace/coverage/cover_reg_top/0.rv_dm_csr_hw_reset.3586374303
/workspace/coverage/cover_reg_top/0.rv_dm_csr_mem_rw_with_rand_reset.1985273991
/workspace/coverage/cover_reg_top/0.rv_dm_csr_rw.2232642487
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_aliasing.55333929
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_bit_bash.90667189
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_rw.2307921192
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_aliasing.3587357884
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_bit_bash.370454488
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_hw_reset.2617236205
/workspace/coverage/cover_reg_top/0.rv_dm_mem_partial_access.2713851289
/workspace/coverage/cover_reg_top/0.rv_dm_mem_walk.345092774
/workspace/coverage/cover_reg_top/0.rv_dm_tap_fsm_rand_reset.751029801
/workspace/coverage/cover_reg_top/0.rv_dm_tl_errors.3712896874
/workspace/coverage/cover_reg_top/0.rv_dm_tl_intg_err.1286589106
/workspace/coverage/cover_reg_top/1.rv_dm_csr_aliasing.2184288832
/workspace/coverage/cover_reg_top/1.rv_dm_csr_bit_bash.3565081018
/workspace/coverage/cover_reg_top/1.rv_dm_csr_hw_reset.2554055320
/workspace/coverage/cover_reg_top/1.rv_dm_csr_mem_rw_with_rand_reset.1127720420
/workspace/coverage/cover_reg_top/1.rv_dm_csr_rw.2542371083
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_aliasing.1742873337
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_rw.1754758891
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_aliasing.327367883
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_bit_bash.32361977
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_hw_reset.4242252551
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_rw.1892342615
/workspace/coverage/cover_reg_top/1.rv_dm_mem_partial_access.3303660080
/workspace/coverage/cover_reg_top/1.rv_dm_mem_walk.3206013704
/workspace/coverage/cover_reg_top/1.rv_dm_same_csr_outstanding.3109658802
/workspace/coverage/cover_reg_top/1.rv_dm_tap_fsm_rand_reset.4278674287
/workspace/coverage/cover_reg_top/1.rv_dm_tl_errors.237008426
/workspace/coverage/cover_reg_top/1.rv_dm_tl_intg_err.174007706
/workspace/coverage/cover_reg_top/10.rv_dm_csr_mem_rw_with_rand_reset.1238420586
/workspace/coverage/cover_reg_top/10.rv_dm_csr_rw.2404714551
/workspace/coverage/cover_reg_top/10.rv_dm_jtag_dmi_csr_rw.3747475440
/workspace/coverage/cover_reg_top/10.rv_dm_jtag_dtm_csr_rw.160841833
/workspace/coverage/cover_reg_top/10.rv_dm_same_csr_outstanding.1015672229
/workspace/coverage/cover_reg_top/10.rv_dm_tl_intg_err.1955985618
/workspace/coverage/cover_reg_top/11.rv_dm_csr_mem_rw_with_rand_reset.1885828317
/workspace/coverage/cover_reg_top/11.rv_dm_csr_rw.3263323348
/workspace/coverage/cover_reg_top/11.rv_dm_jtag_dmi_csr_rw.3722005435
/workspace/coverage/cover_reg_top/11.rv_dm_jtag_dtm_csr_rw.3490443788
/workspace/coverage/cover_reg_top/11.rv_dm_same_csr_outstanding.3520581992
/workspace/coverage/cover_reg_top/11.rv_dm_tl_errors.3434765034
/workspace/coverage/cover_reg_top/11.rv_dm_tl_intg_err.1730639618
/workspace/coverage/cover_reg_top/12.rv_dm_csr_rw.4011553778
/workspace/coverage/cover_reg_top/12.rv_dm_jtag_dmi_csr_rw.796386808
/workspace/coverage/cover_reg_top/12.rv_dm_jtag_dtm_csr_rw.1736814934
/workspace/coverage/cover_reg_top/12.rv_dm_same_csr_outstanding.762738197
/workspace/coverage/cover_reg_top/12.rv_dm_tap_fsm_rand_reset.2394138340
/workspace/coverage/cover_reg_top/12.rv_dm_tl_errors.3379509244
/workspace/coverage/cover_reg_top/13.rv_dm_csr_mem_rw_with_rand_reset.1048143891
/workspace/coverage/cover_reg_top/13.rv_dm_csr_rw.930743789
/workspace/coverage/cover_reg_top/13.rv_dm_jtag_dmi_csr_rw.261820992
/workspace/coverage/cover_reg_top/13.rv_dm_jtag_dtm_csr_rw.584078554
/workspace/coverage/cover_reg_top/13.rv_dm_same_csr_outstanding.2716764444
/workspace/coverage/cover_reg_top/13.rv_dm_tap_fsm_rand_reset.3001482290
/workspace/coverage/cover_reg_top/14.rv_dm_csr_mem_rw_with_rand_reset.859006572
/workspace/coverage/cover_reg_top/14.rv_dm_csr_rw.2905124459
/workspace/coverage/cover_reg_top/14.rv_dm_jtag_dmi_csr_rw.3213104997
/workspace/coverage/cover_reg_top/14.rv_dm_jtag_dtm_csr_rw.4245124430
/workspace/coverage/cover_reg_top/14.rv_dm_same_csr_outstanding.1850162125
/workspace/coverage/cover_reg_top/14.rv_dm_tap_fsm_rand_reset.3518826968
/workspace/coverage/cover_reg_top/14.rv_dm_tl_errors.3622799980
/workspace/coverage/cover_reg_top/15.rv_dm_csr_mem_rw_with_rand_reset.2024471787
/workspace/coverage/cover_reg_top/15.rv_dm_csr_rw.2128495920
/workspace/coverage/cover_reg_top/15.rv_dm_jtag_dmi_csr_rw.2443679124
/workspace/coverage/cover_reg_top/15.rv_dm_jtag_dtm_csr_rw.835619768
/workspace/coverage/cover_reg_top/15.rv_dm_same_csr_outstanding.496233456
/workspace/coverage/cover_reg_top/15.rv_dm_tap_fsm_rand_reset.2423227435
/workspace/coverage/cover_reg_top/16.rv_dm_csr_mem_rw_with_rand_reset.221392116
/workspace/coverage/cover_reg_top/16.rv_dm_csr_rw.2376834705
/workspace/coverage/cover_reg_top/16.rv_dm_jtag_dmi_csr_rw.2560625429
/workspace/coverage/cover_reg_top/16.rv_dm_jtag_dtm_csr_rw.2805548074
/workspace/coverage/cover_reg_top/16.rv_dm_same_csr_outstanding.2114602254
/workspace/coverage/cover_reg_top/16.rv_dm_tl_errors.1307437718
/workspace/coverage/cover_reg_top/16.rv_dm_tl_intg_err.629596735
/workspace/coverage/cover_reg_top/17.rv_dm_csr_mem_rw_with_rand_reset.725374755
/workspace/coverage/cover_reg_top/17.rv_dm_csr_rw.1901109015
/workspace/coverage/cover_reg_top/17.rv_dm_jtag_dmi_csr_rw.2229001371
/workspace/coverage/cover_reg_top/17.rv_dm_jtag_dtm_csr_rw.3956665086
/workspace/coverage/cover_reg_top/17.rv_dm_same_csr_outstanding.1579993231
/workspace/coverage/cover_reg_top/17.rv_dm_tap_fsm_rand_reset.9307757
/workspace/coverage/cover_reg_top/17.rv_dm_tl_errors.832370624
/workspace/coverage/cover_reg_top/17.rv_dm_tl_intg_err.2288802988
/workspace/coverage/cover_reg_top/18.rv_dm_csr_mem_rw_with_rand_reset.1500372659
/workspace/coverage/cover_reg_top/18.rv_dm_csr_rw.1330244502
/workspace/coverage/cover_reg_top/18.rv_dm_jtag_dmi_csr_rw.1211360717
/workspace/coverage/cover_reg_top/18.rv_dm_jtag_dtm_csr_rw.1315341385
/workspace/coverage/cover_reg_top/18.rv_dm_tl_errors.1881407530
/workspace/coverage/cover_reg_top/18.rv_dm_tl_intg_err.2726062369
/workspace/coverage/cover_reg_top/19.rv_dm_csr_mem_rw_with_rand_reset.3367888402
/workspace/coverage/cover_reg_top/19.rv_dm_csr_rw.1529923778
/workspace/coverage/cover_reg_top/19.rv_dm_jtag_dmi_csr_rw.2991465538
/workspace/coverage/cover_reg_top/19.rv_dm_jtag_dtm_csr_rw.2967517475
/workspace/coverage/cover_reg_top/19.rv_dm_same_csr_outstanding.2619917818
/workspace/coverage/cover_reg_top/19.rv_dm_tl_errors.869485024
/workspace/coverage/cover_reg_top/19.rv_dm_tl_intg_err.436405244
/workspace/coverage/cover_reg_top/2.rv_dm_csr_aliasing.2244696827
/workspace/coverage/cover_reg_top/2.rv_dm_csr_bit_bash.2850448883
/workspace/coverage/cover_reg_top/2.rv_dm_csr_mem_rw_with_rand_reset.3494552806
/workspace/coverage/cover_reg_top/2.rv_dm_csr_rw.2282142733
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_aliasing.3625736806
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_bit_bash.2184770212
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_hw_reset.3068552223
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_rw.3096912252
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_aliasing.142168208
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_bit_bash.878645773
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_hw_reset.3523212937
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_rw.1827683271
/workspace/coverage/cover_reg_top/2.rv_dm_mem_partial_access.3116326111
/workspace/coverage/cover_reg_top/2.rv_dm_mem_walk.3133967700
/workspace/coverage/cover_reg_top/2.rv_dm_same_csr_outstanding.3800621678
/workspace/coverage/cover_reg_top/2.rv_dm_tl_errors.3519257378
/workspace/coverage/cover_reg_top/20.rv_dm_tap_fsm_rand_reset.759664365
/workspace/coverage/cover_reg_top/21.rv_dm_tap_fsm_rand_reset.2084860231
/workspace/coverage/cover_reg_top/22.rv_dm_tap_fsm_rand_reset.4171180138
/workspace/coverage/cover_reg_top/3.rv_dm_csr_aliasing.1894972924
/workspace/coverage/cover_reg_top/3.rv_dm_csr_bit_bash.1058417934
/workspace/coverage/cover_reg_top/3.rv_dm_csr_hw_reset.4054934691
/workspace/coverage/cover_reg_top/3.rv_dm_csr_mem_rw_with_rand_reset.186134581
/workspace/coverage/cover_reg_top/3.rv_dm_csr_rw.2801850250
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_aliasing.870681053
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_bit_bash.408221602
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_hw_reset.2539794521
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_rw.2173881206
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_aliasing.3696332648
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_bit_bash.2390702975
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_hw_reset.3093085420
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_rw.2336557041
/workspace/coverage/cover_reg_top/3.rv_dm_mem_partial_access.2991879032
/workspace/coverage/cover_reg_top/3.rv_dm_mem_walk.1080595225
/workspace/coverage/cover_reg_top/3.rv_dm_same_csr_outstanding.4073983907
/workspace/coverage/cover_reg_top/3.rv_dm_tl_errors.3425010330
/workspace/coverage/cover_reg_top/3.rv_dm_tl_intg_err.713799771
/workspace/coverage/cover_reg_top/39.rv_dm_tap_fsm_rand_reset.1153031189
/workspace/coverage/cover_reg_top/4.rv_dm_csr_aliasing.1109104933
/workspace/coverage/cover_reg_top/4.rv_dm_csr_bit_bash.1599057583
/workspace/coverage/cover_reg_top/4.rv_dm_csr_mem_rw_with_rand_reset.953945339
/workspace/coverage/cover_reg_top/4.rv_dm_csr_rw.1267802426
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_aliasing.3412195204
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_bit_bash.1247318805
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_rw.3264852150
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_aliasing.1681783482
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_bit_bash.2638904094
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_hw_reset.1806144882
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_rw.2862442516
/workspace/coverage/cover_reg_top/4.rv_dm_mem_partial_access.2700017508
/workspace/coverage/cover_reg_top/4.rv_dm_mem_walk.2520000882
/workspace/coverage/cover_reg_top/4.rv_dm_same_csr_outstanding.1531908736
/workspace/coverage/cover_reg_top/4.rv_dm_tap_fsm_rand_reset.608969279
/workspace/coverage/cover_reg_top/4.rv_dm_tl_errors.3056053820
/workspace/coverage/cover_reg_top/4.rv_dm_tl_intg_err.2540640800
/workspace/coverage/cover_reg_top/5.rv_dm_csr_mem_rw_with_rand_reset.2217648399
/workspace/coverage/cover_reg_top/5.rv_dm_csr_rw.4239741057
/workspace/coverage/cover_reg_top/5.rv_dm_jtag_dmi_csr_rw.3971555305
/workspace/coverage/cover_reg_top/5.rv_dm_jtag_dtm_csr_rw.2237907858
/workspace/coverage/cover_reg_top/5.rv_dm_same_csr_outstanding.2719834845
/workspace/coverage/cover_reg_top/5.rv_dm_tap_fsm_rand_reset.497172126
/workspace/coverage/cover_reg_top/5.rv_dm_tl_intg_err.2938337754
/workspace/coverage/cover_reg_top/6.rv_dm_csr_rw.4044389535
/workspace/coverage/cover_reg_top/6.rv_dm_jtag_dmi_csr_rw.3849718603
/workspace/coverage/cover_reg_top/6.rv_dm_jtag_dtm_csr_rw.2495850540
/workspace/coverage/cover_reg_top/6.rv_dm_same_csr_outstanding.3062103912
/workspace/coverage/cover_reg_top/6.rv_dm_tl_errors.494258032
/workspace/coverage/cover_reg_top/6.rv_dm_tl_intg_err.1152145905
/workspace/coverage/cover_reg_top/7.rv_dm_csr_mem_rw_with_rand_reset.2593644682
/workspace/coverage/cover_reg_top/7.rv_dm_csr_rw.3539593772
/workspace/coverage/cover_reg_top/7.rv_dm_jtag_dmi_csr_rw.620301110
/workspace/coverage/cover_reg_top/7.rv_dm_jtag_dtm_csr_rw.1305052809
/workspace/coverage/cover_reg_top/7.rv_dm_same_csr_outstanding.3647253937
/workspace/coverage/cover_reg_top/7.rv_dm_tl_intg_err.3270976386
/workspace/coverage/cover_reg_top/8.rv_dm_csr_mem_rw_with_rand_reset.1421584448
/workspace/coverage/cover_reg_top/8.rv_dm_csr_rw.1788571293
/workspace/coverage/cover_reg_top/8.rv_dm_jtag_dmi_csr_rw.2585309845
/workspace/coverage/cover_reg_top/8.rv_dm_jtag_dtm_csr_rw.1820672859
/workspace/coverage/cover_reg_top/8.rv_dm_same_csr_outstanding.3312279529
/workspace/coverage/cover_reg_top/8.rv_dm_tl_errors.854660089
/workspace/coverage/cover_reg_top/8.rv_dm_tl_intg_err.3651537148
/workspace/coverage/cover_reg_top/9.rv_dm_csr_mem_rw_with_rand_reset.3045555868
/workspace/coverage/cover_reg_top/9.rv_dm_csr_rw.4198322658
/workspace/coverage/cover_reg_top/9.rv_dm_jtag_dmi_csr_rw.45536851
/workspace/coverage/cover_reg_top/9.rv_dm_jtag_dtm_csr_rw.660767721
/workspace/coverage/cover_reg_top/9.rv_dm_same_csr_outstanding.902703201
/workspace/coverage/cover_reg_top/9.rv_dm_tl_errors.45439386
/workspace/coverage/cover_reg_top/9.rv_dm_tl_intg_err.3788946121
/workspace/coverage/default/0.rv_dm_sec_cm.312443470
/workspace/coverage/default/1.rv_dm_alert_test.256171014
/workspace/coverage/default/1.rv_dm_jtag_dtm_idle_hint.765849121
/workspace/coverage/default/1.rv_dm_progbuf_read_write_execute.4243814456
/workspace/coverage/default/10.rv_dm_alert_test.1870403852
/workspace/coverage/default/11.rv_dm_alert_test.1262464157
/workspace/coverage/default/12.rv_dm_alert_test.2074157694
/workspace/coverage/default/13.rv_dm_alert_test.1768545438
/workspace/coverage/default/15.rv_dm_alert_test.287050972
/workspace/coverage/default/16.rv_dm_alert_test.1993299933
/workspace/coverage/default/17.rv_dm_alert_test.4035671170
/workspace/coverage/default/18.rv_dm_alert_test.3278311478
/workspace/coverage/default/19.rv_dm_alert_test.3448808776
/workspace/coverage/default/2.rv_dm_alert_test.1242272352
/workspace/coverage/default/2.rv_dm_sec_cm.2805063105
/workspace/coverage/default/21.rv_dm_alert_test.849743926
/workspace/coverage/default/22.rv_dm_alert_test.2882894945
/workspace/coverage/default/23.rv_dm_alert_test.312040401
/workspace/coverage/default/24.rv_dm_alert_test.1912561819
/workspace/coverage/default/25.rv_dm_alert_test.1730139130
/workspace/coverage/default/25.rv_dm_stress_all.529216086
/workspace/coverage/default/26.rv_dm_alert_test.222910412
/workspace/coverage/default/28.rv_dm_alert_test.4101864966
/workspace/coverage/default/29.rv_dm_alert_test.788276644
/workspace/coverage/default/3.rv_dm_alert_test.926705490
/workspace/coverage/default/3.rv_dm_sec_cm.1903080330
/workspace/coverage/default/30.rv_dm_alert_test.2670176400
/workspace/coverage/default/31.rv_dm_alert_test.1323856376
/workspace/coverage/default/32.rv_dm_alert_test.731123580
/workspace/coverage/default/33.rv_dm_alert_test.164833008
/workspace/coverage/default/34.rv_dm_alert_test.3623640096
/workspace/coverage/default/35.rv_dm_alert_test.3875997259
/workspace/coverage/default/36.rv_dm_alert_test.795623387
/workspace/coverage/default/37.rv_dm_alert_test.3860911546
/workspace/coverage/default/38.rv_dm_alert_test.230398475
/workspace/coverage/default/39.rv_dm_alert_test.4260552601
/workspace/coverage/default/4.rv_dm_alert_test.80713255
/workspace/coverage/default/4.rv_dm_sec_cm.3786494657
/workspace/coverage/default/40.rv_dm_alert_test.4082976419
/workspace/coverage/default/41.rv_dm_alert_test.2386538026
/workspace/coverage/default/42.rv_dm_alert_test.1112179800
/workspace/coverage/default/43.rv_dm_alert_test.567806271
/workspace/coverage/default/43.rv_dm_stress_all.3501252236
/workspace/coverage/default/44.rv_dm_alert_test.934883694
/workspace/coverage/default/45.rv_dm_alert_test.3405715278
/workspace/coverage/default/46.rv_dm_alert_test.2054871345
/workspace/coverage/default/47.rv_dm_alert_test.2823242645
/workspace/coverage/default/48.rv_dm_alert_test.266273644
/workspace/coverage/default/49.rv_dm_alert_test.1088887971
/workspace/coverage/default/5.rv_dm_alert_test.964070731
/workspace/coverage/default/6.rv_dm_alert_test.3632364515
/workspace/coverage/default/7.rv_dm_alert_test.1990065501
/workspace/coverage/default/8.rv_dm_alert_test.588931771
/workspace/coverage/default/9.rv_dm_alert_test.3850852118



Total test records in report: 274
tests.html | tests1.html | tests2.html | tests3.html | tests4.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspace/coverage/default/47.rv_dm_alert_test.2823242645 May 21 12:35:15 PM PDT 24 May 21 12:35:44 PM PDT 24 59117191 ps
T2 /workspace/coverage/default/1.rv_dm_progbuf_read_write_execute.4243814456 May 21 12:34:40 PM PDT 24 May 21 12:34:58 PM PDT 24 41145641 ps
T3 /workspace/coverage/default/3.rv_dm_alert_test.926705490 May 21 12:35:00 PM PDT 24 May 21 12:35:23 PM PDT 24 17655898 ps
T12 /workspace/coverage/default/22.rv_dm_alert_test.2882894945 May 21 12:35:12 PM PDT 24 May 21 12:35:39 PM PDT 24 24122268 ps
T14 /workspace/coverage/default/43.rv_dm_alert_test.567806271 May 21 12:35:16 PM PDT 24 May 21 12:35:45 PM PDT 24 67796818 ps
T15 /workspace/coverage/default/29.rv_dm_alert_test.788276644 May 21 12:35:13 PM PDT 24 May 21 12:35:41 PM PDT 24 31577768 ps
T4 /workspace/coverage/default/19.rv_dm_stress_all.271239306 May 21 12:34:58 PM PDT 24 May 21 12:35:26 PM PDT 24 1890915752 ps
T16 /workspace/coverage/default/1.rv_dm_alert_test.256171014 May 21 12:34:58 PM PDT 24 May 21 12:35:19 PM PDT 24 19636503 ps
T17 /workspace/coverage/default/14.rv_dm_alert_test.4126577095 May 21 12:35:11 PM PDT 24 May 21 12:35:37 PM PDT 24 32674371 ps
T18 /workspace/coverage/default/27.rv_dm_alert_test.3163651349 May 21 12:35:08 PM PDT 24 May 21 12:35:35 PM PDT 24 25162006 ps
T79 /workspace/coverage/default/2.rv_dm_alert_test.1242272352 May 21 12:34:54 PM PDT 24 May 21 12:35:15 PM PDT 24 28827774 ps
T80 /workspace/coverage/default/6.rv_dm_alert_test.3632364515 May 21 12:34:59 PM PDT 24 May 21 12:35:22 PM PDT 24 54225137 ps
T7 /workspace/coverage/default/1.rv_dm_jtag_dtm_idle_hint.765849121 May 21 12:34:40 PM PDT 24 May 21 12:34:57 PM PDT 24 55735620 ps
T48 /workspace/coverage/default/41.rv_dm_alert_test.2386538026 May 21 12:35:08 PM PDT 24 May 21 12:35:35 PM PDT 24 103784750 ps
T27 /workspace/coverage/default/7.rv_dm_alert_test.1990065501 May 21 12:34:52 PM PDT 24 May 21 12:35:12 PM PDT 24 22957214 ps
T121 /workspace/coverage/default/9.rv_dm_alert_test.3850852118 May 21 12:34:50 PM PDT 24 May 21 12:35:10 PM PDT 24 22949344 ps
T132 /workspace/coverage/default/0.rv_dm_alert_test.1986595461 May 21 12:34:43 PM PDT 24 May 21 12:35:01 PM PDT 24 101208136 ps
T35 /workspace/coverage/default/36.rv_dm_alert_test.795623387 May 21 12:35:15 PM PDT 24 May 21 12:35:44 PM PDT 24 93099078 ps
T54 /workspace/coverage/default/20.rv_dm_alert_test.1265058725 May 21 12:35:11 PM PDT 24 May 21 12:35:38 PM PDT 24 65165160 ps
T5 /workspace/coverage/default/43.rv_dm_stress_all.3501252236 May 21 12:35:17 PM PDT 24 May 21 12:35:50 PM PDT 24 2726688742 ps
T6 /workspace/coverage/default/25.rv_dm_stress_all.529216086 May 21 12:35:17 PM PDT 24 May 21 12:35:52 PM PDT 24 2772218154 ps
T9 /workspace/coverage/default/23.rv_dm_stress_all.245532171 May 21 12:35:13 PM PDT 24 May 21 12:35:46 PM PDT 24 2821401516 ps
T134 /workspace/coverage/default/11.rv_dm_alert_test.1262464157 May 21 12:35:00 PM PDT 24 May 21 12:35:23 PM PDT 24 42954143 ps
T19 /workspace/coverage/default/3.rv_dm_sec_cm.1903080330 May 21 12:34:54 PM PDT 24 May 21 12:35:15 PM PDT 24 122230308 ps
T13 /workspace/coverage/default/0.rv_dm_progbuf_read_write_execute.2190854227 May 21 12:34:52 PM PDT 24 May 21 12:35:13 PM PDT 24 49431169 ps
T57 /workspace/coverage/default/17.rv_dm_alert_test.4035671170 May 21 12:35:02 PM PDT 24 May 21 12:35:27 PM PDT 24 79542072 ps
T58 /workspace/coverage/default/4.rv_dm_alert_test.80713255 May 21 12:34:53 PM PDT 24 May 21 12:35:13 PM PDT 24 49188928 ps
T59 /workspace/coverage/default/10.rv_dm_alert_test.1870403852 May 21 12:34:58 PM PDT 24 May 21 12:35:20 PM PDT 24 34273768 ps
T60 /workspace/coverage/default/26.rv_dm_alert_test.222910412 May 21 12:34:58 PM PDT 24 May 21 12:35:20 PM PDT 24 68691229 ps
T8 /workspace/coverage/default/10.rv_dm_stress_all.1523705214 May 21 12:35:05 PM PDT 24 May 21 12:35:45 PM PDT 24 8525996302 ps
T46 /workspace/coverage/default/21.rv_dm_alert_test.849743926 May 21 12:34:57 PM PDT 24 May 21 12:35:18 PM PDT 24 31203934 ps
T45 /workspace/coverage/default/12.rv_dm_alert_test.2074157694 May 21 12:34:55 PM PDT 24 May 21 12:35:16 PM PDT 24 57145965 ps
T47 /workspace/coverage/default/5.rv_dm_alert_test.964070731 May 21 12:34:50 PM PDT 24 May 21 12:35:10 PM PDT 24 18819772 ps
T147 /workspace/coverage/default/35.rv_dm_alert_test.3875997259 May 21 12:35:06 PM PDT 24 May 21 12:35:33 PM PDT 24 67618291 ps
T136 /workspace/coverage/default/38.rv_dm_alert_test.230398475 May 21 12:35:15 PM PDT 24 May 21 12:35:45 PM PDT 24 90113916 ps
T142 /workspace/coverage/default/44.rv_dm_alert_test.934883694 May 21 12:35:16 PM PDT 24 May 21 12:35:45 PM PDT 24 35790376 ps
T150 /workspace/coverage/default/24.rv_dm_alert_test.1912561819 May 21 12:35:13 PM PDT 24 May 21 12:35:40 PM PDT 24 23931183 ps
T123 /workspace/coverage/default/34.rv_dm_alert_test.3623640096 May 21 12:35:15 PM PDT 24 May 21 12:35:44 PM PDT 24 16803452 ps
T151 /workspace/coverage/default/16.rv_dm_alert_test.1993299933 May 21 12:34:52 PM PDT 24 May 21 12:35:12 PM PDT 24 33675837 ps
T152 /workspace/coverage/default/31.rv_dm_alert_test.1323856376 May 21 12:35:31 PM PDT 24 May 21 12:36:02 PM PDT 24 66262652 ps
T137 /workspace/coverage/default/32.rv_dm_alert_test.731123580 May 21 12:35:11 PM PDT 24 May 21 12:35:38 PM PDT 24 38028098 ps
T20 /workspace/coverage/default/0.rv_dm_sec_cm.312443470 May 21 12:34:44 PM PDT 24 May 21 12:35:02 PM PDT 24 602645918 ps
T133 /workspace/coverage/default/37.rv_dm_alert_test.3860911546 May 21 12:35:19 PM PDT 24 May 21 12:35:49 PM PDT 24 29991258 ps
T49 /workspace/coverage/default/25.rv_dm_alert_test.1730139130 May 21 12:35:15 PM PDT 24 May 21 12:35:42 PM PDT 24 18481133 ps
T50 /workspace/coverage/default/18.rv_dm_alert_test.3278311478 May 21 12:35:00 PM PDT 24 May 21 12:35:23 PM PDT 24 17577520 ps
T53 /workspace/coverage/default/48.rv_dm_alert_test.266273644 May 21 12:35:14 PM PDT 24 May 21 12:35:42 PM PDT 24 103001393 ps
T149 /workspace/coverage/default/30.rv_dm_alert_test.2670176400 May 21 12:35:21 PM PDT 24 May 21 12:35:53 PM PDT 24 121075926 ps
T52 /workspace/coverage/default/23.rv_dm_alert_test.312040401 May 21 12:35:02 PM PDT 24 May 21 12:35:26 PM PDT 24 28372173 ps
T10 /workspace/coverage/default/3.rv_dm_stress_all.464370709 May 21 12:35:19 PM PDT 24 May 21 12:35:57 PM PDT 24 2323296892 ps
T153 /workspace/coverage/default/33.rv_dm_alert_test.164833008 May 21 12:35:13 PM PDT 24 May 21 12:35:40 PM PDT 24 16915063 ps
T21 /workspace/coverage/default/1.rv_dm_sec_cm.1422945789 May 21 12:35:01 PM PDT 24 May 21 12:35:26 PM PDT 24 103214758 ps
T140 /workspace/coverage/default/42.rv_dm_alert_test.1112179800 May 21 12:35:15 PM PDT 24 May 21 12:35:42 PM PDT 24 57361706 ps
T146 /workspace/coverage/default/13.rv_dm_alert_test.1768545438 May 21 12:34:52 PM PDT 24 May 21 12:35:13 PM PDT 24 37413250 ps
T11 /workspace/coverage/default/0.rv_dm_rom_read_access.2075825798 May 21 12:34:50 PM PDT 24 May 21 12:35:10 PM PDT 24 94631152 ps
T139 /workspace/coverage/default/45.rv_dm_alert_test.3405715278 May 21 12:35:17 PM PDT 24 May 21 12:35:46 PM PDT 24 26472725 ps
T72 /workspace/coverage/default/15.rv_dm_alert_test.287050972 May 21 12:35:03 PM PDT 24 May 21 12:35:29 PM PDT 24 46076383 ps
T144 /workspace/coverage/default/8.rv_dm_alert_test.588931771 May 21 12:34:50 PM PDT 24 May 21 12:35:10 PM PDT 24 57049312 ps
T141 /workspace/coverage/default/49.rv_dm_alert_test.1088887971 May 21 12:35:15 PM PDT 24 May 21 12:35:45 PM PDT 24 120763728 ps
T135 /workspace/coverage/default/46.rv_dm_alert_test.2054871345 May 21 12:35:22 PM PDT 24 May 21 12:35:54 PM PDT 24 27216912 ps
T55 /workspace/coverage/default/2.rv_dm_sec_cm.2805063105 May 21 12:35:02 PM PDT 24 May 21 12:35:27 PM PDT 24 129745884 ps
T154 /workspace/coverage/default/19.rv_dm_alert_test.3448808776 May 21 12:35:13 PM PDT 24 May 21 12:35:40 PM PDT 24 41701469 ps
T138 /workspace/coverage/default/28.rv_dm_alert_test.4101864966 May 21 12:35:06 PM PDT 24 May 21 12:35:33 PM PDT 24 46764830 ps
T145 /workspace/coverage/default/40.rv_dm_alert_test.4082976419 May 21 12:35:09 PM PDT 24 May 21 12:35:35 PM PDT 24 51239961 ps
T56 /workspace/coverage/default/4.rv_dm_sec_cm.3786494657 May 21 12:35:01 PM PDT 24 May 21 12:35:25 PM PDT 24 128852368 ps
T148 /workspace/coverage/default/39.rv_dm_alert_test.4260552601 May 21 12:35:15 PM PDT 24 May 21 12:35:42 PM PDT 24 70786199 ps
T31 /workspace/coverage/cover_reg_top/0.rv_dm_tl_errors.3712896874 May 21 12:33:51 PM PDT 24 May 21 12:34:22 PM PDT 24 310219135 ps
T43 /workspace/coverage/cover_reg_top/16.rv_dm_jtag_dmi_csr_rw.2560625429 May 21 12:34:30 PM PDT 24 May 21 12:34:55 PM PDT 24 1148640323 ps
T77 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_rw.2336557041 May 21 12:34:08 PM PDT 24 May 21 12:34:30 PM PDT 24 62442649 ps
T32 /workspace/coverage/cover_reg_top/10.rv_dm_tl_errors.3041344676 May 21 12:34:22 PM PDT 24 May 21 12:34:44 PM PDT 24 308271941 ps
T33 /workspace/coverage/cover_reg_top/12.rv_dm_same_csr_outstanding.762738197 May 21 12:34:25 PM PDT 24 May 21 12:34:49 PM PDT 24 1855520926 ps
T78 /workspace/coverage/cover_reg_top/5.rv_dm_jtag_dtm_csr_rw.2237907858 May 21 12:34:59 PM PDT 24 May 21 12:35:21 PM PDT 24 60046959 ps
T28 /workspace/coverage/cover_reg_top/13.rv_dm_csr_mem_rw_with_rand_reset.1048143891 May 21 12:34:28 PM PDT 24 May 21 12:34:47 PM PDT 24 139910493 ps
T36 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_hw_reset.4011541655 May 21 12:34:46 PM PDT 24 May 21 12:35:09 PM PDT 24 2813058783 ps
T155 /workspace/coverage/cover_reg_top/1.rv_dm_mem_walk.3206013704 May 21 12:34:03 PM PDT 24 May 21 12:34:27 PM PDT 24 54258627 ps
T34 /workspace/coverage/cover_reg_top/16.rv_dm_csr_rw.2376834705 May 21 12:34:30 PM PDT 24 May 21 12:34:48 PM PDT 24 143229868 ps
T29 /workspace/coverage/cover_reg_top/2.rv_dm_tl_intg_err.3706987059 May 21 12:34:02 PM PDT 24 May 21 12:34:34 PM PDT 24 3155181911 ps
T30 /workspace/coverage/cover_reg_top/5.rv_dm_csr_mem_rw_with_rand_reset.2217648399 May 21 12:34:11 PM PDT 24 May 21 12:34:37 PM PDT 24 5583935491 ps
T86 /workspace/coverage/cover_reg_top/7.rv_dm_csr_rw.3539593772 May 21 12:34:20 PM PDT 24 May 21 12:34:40 PM PDT 24 190905770 ps
T22 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_hw_reset.1806144882 May 21 12:34:11 PM PDT 24 May 21 12:34:32 PM PDT 24 52300869 ps
T44 /workspace/coverage/cover_reg_top/19.rv_dm_jtag_dmi_csr_rw.2991465538 May 21 12:34:35 PM PDT 24 May 21 12:34:53 PM PDT 24 258442919 ps
T87 /workspace/coverage/cover_reg_top/4.rv_dm_csr_hw_reset.3824472838 May 21 12:34:12 PM PDT 24 May 21 12:34:33 PM PDT 24 67180531 ps
T156 /workspace/coverage/cover_reg_top/19.rv_dm_jtag_dtm_csr_rw.2967517475 May 21 12:34:39 PM PDT 24 May 21 12:34:55 PM PDT 24 62772548 ps
T88 /workspace/coverage/cover_reg_top/0.rv_dm_csr_bit_bash.2306222459 May 21 12:33:57 PM PDT 24 May 21 12:34:49 PM PDT 24 727297085 ps
T89 /workspace/coverage/cover_reg_top/1.rv_dm_same_csr_outstanding.3109658802 May 21 12:33:56 PM PDT 24 May 21 12:34:28 PM PDT 24 566287795 ps
T157 /workspace/coverage/cover_reg_top/13.rv_dm_jtag_dtm_csr_rw.584078554 May 21 12:34:23 PM PDT 24 May 21 12:34:41 PM PDT 24 57876810 ps
T81 /workspace/coverage/cover_reg_top/17.rv_dm_csr_mem_rw_with_rand_reset.725374755 May 21 12:34:32 PM PDT 24 May 21 12:34:51 PM PDT 24 495315937 ps
T82 /workspace/coverage/cover_reg_top/12.rv_dm_csr_mem_rw_with_rand_reset.3212892761 May 21 12:34:26 PM PDT 24 May 21 12:34:47 PM PDT 24 118549678 ps
T51 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_aliasing.55333929 May 21 12:33:50 PM PDT 24 May 21 12:34:25 PM PDT 24 3523113101 ps
T90 /workspace/coverage/cover_reg_top/2.rv_dm_csr_rw.2282142733 May 21 12:34:03 PM PDT 24 May 21 12:34:28 PM PDT 24 150324303 ps
T83 /workspace/coverage/cover_reg_top/11.rv_dm_tl_errors.3434765034 May 21 12:34:27 PM PDT 24 May 21 12:34:48 PM PDT 24 76687847 ps
T158 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_aliasing.3625736806 May 21 12:34:00 PM PDT 24 May 21 12:35:32 PM PDT 24 25385051506 ps
T159 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_aliasing.327367883 May 21 12:34:03 PM PDT 24 May 21 12:34:27 PM PDT 24 143308496 ps
T91 /workspace/coverage/cover_reg_top/0.rv_dm_csr_rw.2232642487 May 21 12:34:01 PM PDT 24 May 21 12:34:26 PM PDT 24 209118654 ps
T160 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_rw.3096912252 May 21 12:34:01 PM PDT 24 May 21 12:34:26 PM PDT 24 191537995 ps
T84 /workspace/coverage/cover_reg_top/19.rv_dm_csr_mem_rw_with_rand_reset.3367888402 May 21 12:34:36 PM PDT 24 May 21 12:34:57 PM PDT 24 4380418632 ps
T85 /workspace/coverage/cover_reg_top/18.rv_dm_csr_mem_rw_with_rand_reset.1500372659 May 21 12:34:33 PM PDT 24 May 21 12:34:54 PM PDT 24 1725251255 ps
T161 /workspace/coverage/cover_reg_top/6.rv_dm_jtag_dtm_csr_rw.2495850540 May 21 12:34:13 PM PDT 24 May 21 12:34:34 PM PDT 24 57812509 ps
T41 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_bit_bash.4052597168 May 21 12:34:01 PM PDT 24 May 21 12:36:59 PM PDT 24 48398154423 ps
T92 /workspace/coverage/cover_reg_top/6.rv_dm_same_csr_outstanding.3062103912 May 21 12:34:19 PM PDT 24 May 21 12:34:42 PM PDT 24 336520010 ps
T23 /workspace/coverage/cover_reg_top/37.rv_dm_tap_fsm_rand_reset.3781307843 May 21 12:34:38 PM PDT 24 May 21 12:35:11 PM PDT 24 11040434076 ps
T93 /workspace/coverage/cover_reg_top/1.rv_dm_csr_rw.2542371083 May 21 12:34:04 PM PDT 24 May 21 12:34:29 PM PDT 24 218309166 ps
T24 /workspace/coverage/cover_reg_top/17.rv_dm_tap_fsm_rand_reset.9307757 May 21 12:34:32 PM PDT 24 May 21 12:35:40 PM PDT 24 15922210601 ps
T162 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_rw.1036680294 May 21 12:34:01 PM PDT 24 May 21 12:34:25 PM PDT 24 54508472 ps
T94 /workspace/coverage/cover_reg_top/0.rv_dm_csr_aliasing.1900995315 May 21 12:33:51 PM PDT 24 May 21 12:35:33 PM PDT 24 23712012462 ps
T95 /workspace/coverage/cover_reg_top/9.rv_dm_same_csr_outstanding.902703201 May 21 12:34:20 PM PDT 24 May 21 12:34:42 PM PDT 24 229186177 ps
T117 /workspace/coverage/cover_reg_top/3.rv_dm_tl_errors.3425010330 May 21 12:34:10 PM PDT 24 May 21 12:34:36 PM PDT 24 2227642465 ps
T163 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_aliasing.1742873337 May 21 12:34:01 PM PDT 24 May 21 12:34:42 PM PDT 24 8588595968 ps
T96 /workspace/coverage/cover_reg_top/11.rv_dm_csr_rw.3263323348 May 21 12:34:27 PM PDT 24 May 21 12:34:46 PM PDT 24 98152740 ps
T118 /workspace/coverage/cover_reg_top/4.rv_dm_csr_mem_rw_with_rand_reset.953945339 May 21 12:34:11 PM PDT 24 May 21 12:34:34 PM PDT 24 161541097 ps
T164 /workspace/coverage/cover_reg_top/10.rv_dm_jtag_dtm_csr_rw.160841833 May 21 12:34:20 PM PDT 24 May 21 12:34:39 PM PDT 24 82178310 ps
T110 /workspace/coverage/cover_reg_top/2.rv_dm_same_csr_outstanding.3800621678 May 21 12:34:11 PM PDT 24 May 21 12:34:39 PM PDT 24 486933035 ps
T143 /workspace/coverage/cover_reg_top/14.rv_dm_tl_errors.3622799980 May 21 12:34:25 PM PDT 24 May 21 12:34:45 PM PDT 24 159625518 ps
T119 /workspace/coverage/cover_reg_top/1.rv_dm_tl_intg_err.174007706 May 21 12:33:59 PM PDT 24 May 21 12:34:42 PM PDT 24 1178811487 ps
T120 /workspace/coverage/cover_reg_top/14.rv_dm_csr_rw.2905124459 May 21 12:34:26 PM PDT 24 May 21 12:34:45 PM PDT 24 326243879 ps
T97 /workspace/coverage/cover_reg_top/2.rv_dm_csr_hw_reset.1268407535 May 21 12:34:11 PM PDT 24 May 21 12:34:34 PM PDT 24 148761196 ps
T165 /workspace/coverage/cover_reg_top/12.rv_dm_jtag_dmi_csr_rw.796386808 May 21 12:34:28 PM PDT 24 May 21 12:34:46 PM PDT 24 1218727131 ps
T166 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_rw.1827683271 May 21 12:34:00 PM PDT 24 May 21 12:34:24 PM PDT 24 27667330 ps
T124 /workspace/coverage/cover_reg_top/15.rv_dm_tl_errors.378846133 May 21 12:34:30 PM PDT 24 May 21 12:34:52 PM PDT 24 399026307 ps
T167 /workspace/coverage/cover_reg_top/18.rv_dm_jtag_dtm_csr_rw.1315341385 May 21 12:34:34 PM PDT 24 May 21 12:34:51 PM PDT 24 95714005 ps
T168 /workspace/coverage/cover_reg_top/8.rv_dm_jtag_dtm_csr_rw.1820672859 May 21 12:34:20 PM PDT 24 May 21 12:34:39 PM PDT 24 33959534 ps
T103 /workspace/coverage/cover_reg_top/3.rv_dm_csr_bit_bash.1058417934 May 21 12:34:14 PM PDT 24 May 21 12:35:27 PM PDT 24 1462881573 ps
T104 /workspace/coverage/cover_reg_top/18.rv_dm_csr_rw.1330244502 May 21 12:34:33 PM PDT 24 May 21 12:34:52 PM PDT 24 223155591 ps
T111 /workspace/coverage/cover_reg_top/19.rv_dm_same_csr_outstanding.2619917818 May 21 12:34:32 PM PDT 24 May 21 12:34:55 PM PDT 24 1074486689 ps
T25 /workspace/coverage/cover_reg_top/20.rv_dm_tap_fsm_rand_reset.759664365 May 21 12:34:30 PM PDT 24 May 21 12:35:22 PM PDT 24 19443643915 ps
T169 /workspace/coverage/cover_reg_top/2.rv_dm_mem_partial_access.3116326111 May 21 12:34:04 PM PDT 24 May 21 12:34:28 PM PDT 24 30107899 ps
T170 /workspace/coverage/cover_reg_top/8.rv_dm_jtag_dmi_csr_rw.2585309845 May 21 12:34:20 PM PDT 24 May 21 12:34:40 PM PDT 24 402233152 ps
T171 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_bit_bash.370454488 May 21 12:33:51 PM PDT 24 May 21 12:34:20 PM PDT 24 809168003 ps
T76 /workspace/coverage/cover_reg_top/15.rv_dm_csr_mem_rw_with_rand_reset.2024471787 May 21 12:34:30 PM PDT 24 May 21 12:34:52 PM PDT 24 4173605647 ps
T112 /workspace/coverage/cover_reg_top/16.rv_dm_same_csr_outstanding.2114602254 May 21 12:34:40 PM PDT 24 May 21 12:35:02 PM PDT 24 137425015 ps
T172 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_bit_bash.32361977 May 21 12:34:06 PM PDT 24 May 21 12:34:30 PM PDT 24 2052113654 ps
T42 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_rw.1754758891 May 21 12:33:58 PM PDT 24 May 21 12:34:26 PM PDT 24 1994020812 ps
T173 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_rw.2307921192 May 21 12:33:51 PM PDT 24 May 21 12:34:21 PM PDT 24 459495767 ps
T122 /workspace/coverage/cover_reg_top/18.rv_dm_tl_intg_err.2726062369 May 21 12:34:33 PM PDT 24 May 21 12:34:58 PM PDT 24 2236309799 ps
T125 /workspace/coverage/cover_reg_top/11.rv_dm_tl_intg_err.1730639618 May 21 12:34:24 PM PDT 24 May 21 12:35:01 PM PDT 24 3573734387 ps
T174 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_bit_bash.90667189 May 21 12:33:49 PM PDT 24 May 21 12:35:50 PM PDT 24 48685524256 ps
T175 /workspace/coverage/cover_reg_top/0.rv_dm_mem_partial_access.2713851289 May 21 12:34:03 PM PDT 24 May 21 12:34:27 PM PDT 24 47476463 ps
T176 /workspace/coverage/cover_reg_top/12.rv_dm_jtag_dtm_csr_rw.1736814934 May 21 12:34:26 PM PDT 24 May 21 12:34:44 PM PDT 24 61223044 ps
T177 /workspace/coverage/cover_reg_top/11.rv_dm_jtag_dtm_csr_rw.3490443788 May 21 12:34:23 PM PDT 24 May 21 12:34:41 PM PDT 24 65308844 ps
T178 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_aliasing.3587357884 May 21 12:33:48 PM PDT 24 May 21 12:34:17 PM PDT 24 72644984 ps
T61 /workspace/coverage/cover_reg_top/12.rv_dm_tl_intg_err.1293448274 May 21 12:34:27 PM PDT 24 May 21 12:35:03 PM PDT 24 3113874133 ps
T179 /workspace/coverage/cover_reg_top/5.rv_dm_tl_intg_err.2938337754 May 21 12:34:13 PM PDT 24 May 21 12:34:48 PM PDT 24 1372491640 ps
T180 /workspace/coverage/cover_reg_top/1.rv_dm_mem_partial_access.3303660080 May 21 12:33:59 PM PDT 24 May 21 12:34:24 PM PDT 24 32120835 ps
T181 /workspace/coverage/cover_reg_top/11.rv_dm_jtag_dmi_csr_rw.3722005435 May 21 12:34:17 PM PDT 24 May 21 12:34:37 PM PDT 24 658280905 ps
T113 /workspace/coverage/cover_reg_top/5.rv_dm_same_csr_outstanding.2719834845 May 21 12:34:10 PM PDT 24 May 21 12:34:37 PM PDT 24 167015592 ps
T63 /workspace/coverage/cover_reg_top/13.rv_dm_tap_fsm_rand_reset.3001482290 May 21 12:34:26 PM PDT 24 May 21 12:35:11 PM PDT 24 8113635495 ps
T182 /workspace/coverage/cover_reg_top/4.rv_dm_tl_errors.3056053820 May 21 12:34:16 PM PDT 24 May 21 12:34:41 PM PDT 24 895754503 ps
T26 /workspace/coverage/cover_reg_top/9.rv_dm_tap_fsm_rand_reset.2623216152 May 21 12:34:19 PM PDT 24 May 21 12:34:49 PM PDT 24 31251305793 ps
T183 /workspace/coverage/cover_reg_top/7.rv_dm_jtag_dtm_csr_rw.1305052809 May 21 12:34:18 PM PDT 24 May 21 12:34:37 PM PDT 24 31789915 ps
T184 /workspace/coverage/cover_reg_top/9.rv_dm_csr_rw.4198322658 May 21 12:34:20 PM PDT 24 May 21 12:34:39 PM PDT 24 105397589 ps
T185 /workspace/coverage/cover_reg_top/0.rv_dm_tap_fsm_rand_reset.751029801 May 21 12:33:59 PM PDT 24 May 21 12:34:44 PM PDT 24 10595932900 ps
T114 /workspace/coverage/cover_reg_top/0.rv_dm_same_csr_outstanding.2405114006 May 21 12:33:59 PM PDT 24 May 21 12:34:30 PM PDT 24 154625367 ps
T186 /workspace/coverage/cover_reg_top/10.rv_dm_csr_mem_rw_with_rand_reset.1238420586 May 21 12:34:25 PM PDT 24 May 21 12:34:47 PM PDT 24 3325845475 ps
T187 /workspace/coverage/cover_reg_top/5.rv_dm_jtag_dmi_csr_rw.3971555305 May 21 12:34:14 PM PDT 24 May 21 12:34:35 PM PDT 24 497828637 ps
T105 /workspace/coverage/cover_reg_top/3.rv_dm_csr_aliasing.1894972924 May 21 12:34:11 PM PDT 24 May 21 12:35:52 PM PDT 24 8657010855 ps
T188 /workspace/coverage/cover_reg_top/2.rv_dm_csr_mem_rw_with_rand_reset.3494552806 May 21 12:34:04 PM PDT 24 May 21 12:34:31 PM PDT 24 1744653287 ps
T189 /workspace/coverage/cover_reg_top/5.rv_dm_csr_rw.4239741057 May 21 12:34:10 PM PDT 24 May 21 12:34:32 PM PDT 24 68061379 ps
T190 /workspace/coverage/cover_reg_top/18.rv_dm_jtag_dmi_csr_rw.1211360717 May 21 12:34:32 PM PDT 24 May 21 12:34:50 PM PDT 24 1245540159 ps
T191 /workspace/coverage/cover_reg_top/4.rv_dm_tap_fsm_rand_reset.608969279 May 21 12:34:11 PM PDT 24 May 21 12:35:01 PM PDT 24 8165113435 ps
T115 /workspace/coverage/cover_reg_top/11.rv_dm_same_csr_outstanding.3520581992 May 21 12:34:28 PM PDT 24 May 21 12:34:52 PM PDT 24 1128578182 ps
T106 /workspace/coverage/cover_reg_top/15.rv_dm_csr_rw.2128495920 May 21 12:34:39 PM PDT 24 May 21 12:34:56 PM PDT 24 224806335 ps
T192 /workspace/coverage/cover_reg_top/16.rv_dm_tl_errors.1307437718 May 21 12:34:33 PM PDT 24 May 21 12:34:54 PM PDT 24 381434776 ps
T37 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_hw_reset.3068552223 May 21 12:34:05 PM PDT 24 May 21 12:34:31 PM PDT 24 730267689 ps
T68 /workspace/coverage/cover_reg_top/9.rv_dm_tl_intg_err.3788946121 May 21 12:34:18 PM PDT 24 May 21 12:34:47 PM PDT 24 1908738053 ps
T193 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_bit_bash.1247318805 May 21 12:34:13 PM PDT 24 May 21 12:35:07 PM PDT 24 7131785364 ps
T194 /workspace/coverage/cover_reg_top/21.rv_dm_tap_fsm_rand_reset.2084860231 May 21 12:34:31 PM PDT 24 May 21 12:35:15 PM PDT 24 31455645382 ps
T38 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_hw_reset.3768507829 May 21 12:33:58 PM PDT 24 May 21 12:34:26 PM PDT 24 682509742 ps
T195 /workspace/coverage/cover_reg_top/1.rv_dm_csr_hw_reset.2554055320 May 21 12:34:00 PM PDT 24 May 21 12:34:25 PM PDT 24 121052792 ps
T98 /workspace/coverage/cover_reg_top/8.rv_dm_same_csr_outstanding.3312279529 May 21 12:34:19 PM PDT 24 May 21 12:34:42 PM PDT 24 1481147769 ps
T196 /workspace/coverage/cover_reg_top/18.rv_dm_tl_errors.1881407530 May 21 12:34:33 PM PDT 24 May 21 12:34:53 PM PDT 24 136126205 ps
T197 /workspace/coverage/cover_reg_top/2.rv_dm_csr_aliasing.2244696827 May 21 12:33:57 PM PDT 24 May 21 12:35:27 PM PDT 24 1077877572 ps
T69 /workspace/coverage/cover_reg_top/14.rv_dm_tl_intg_err.1824485192 May 21 12:34:27 PM PDT 24 May 21 12:34:53 PM PDT 24 918016352 ps
T198 /workspace/coverage/cover_reg_top/9.rv_dm_csr_mem_rw_with_rand_reset.3045555868 May 21 12:34:22 PM PDT 24 May 21 12:34:45 PM PDT 24 1960425346 ps
T199 /workspace/coverage/cover_reg_top/7.rv_dm_jtag_dmi_csr_rw.620301110 May 21 12:34:20 PM PDT 24 May 21 12:34:40 PM PDT 24 285903278 ps
T200 /workspace/coverage/cover_reg_top/15.rv_dm_jtag_dtm_csr_rw.835619768 May 21 12:34:26 PM PDT 24 May 21 12:34:44 PM PDT 24 55005189 ps
T201 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_hw_reset.2617236205 May 21 12:33:50 PM PDT 24 May 21 12:34:18 PM PDT 24 29775233 ps
T131 /workspace/coverage/cover_reg_top/0.rv_dm_tl_intg_err.1286589106 May 21 12:33:57 PM PDT 24 May 21 12:34:32 PM PDT 24 2374187041 ps
T202 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_rw.2173881206 May 21 12:34:11 PM PDT 24 May 21 12:34:35 PM PDT 24 1990416699 ps
T70 /workspace/coverage/cover_reg_top/6.rv_dm_jtag_dmi_csr_rw.3849718603 May 21 12:34:10 PM PDT 24 May 21 12:34:32 PM PDT 24 318821293 ps
T203 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_rw.1892342615 May 21 12:33:57 PM PDT 24 May 21 12:34:22 PM PDT 24 28633910 ps
T128 /workspace/coverage/cover_reg_top/10.rv_dm_tl_intg_err.1955985618 May 21 12:34:19 PM PDT 24 May 21 12:34:45 PM PDT 24 209748014 ps
T204 /workspace/coverage/cover_reg_top/3.rv_dm_mem_partial_access.2991879032 May 21 12:34:10 PM PDT 24 May 21 12:34:31 PM PDT 24 23439748 ps
T205 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_aliasing.142168208 May 21 12:34:01 PM PDT 24 May 21 12:34:25 PM PDT 24 38382313 ps
T206 /workspace/coverage/cover_reg_top/16.rv_dm_jtag_dtm_csr_rw.2805548074 May 21 12:34:37 PM PDT 24 May 21 12:34:53 PM PDT 24 90672388 ps
T75 /workspace/coverage/cover_reg_top/8.rv_dm_csr_mem_rw_with_rand_reset.1421584448 May 21 12:34:18 PM PDT 24 May 21 12:34:41 PM PDT 24 1119423020 ps
T207 /workspace/coverage/cover_reg_top/9.rv_dm_jtag_dmi_csr_rw.45536851 May 21 12:34:18 PM PDT 24 May 21 12:34:38 PM PDT 24 392914783 ps
T208 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_rw.3264852150 May 21 12:34:11 PM PDT 24 May 21 12:34:33 PM PDT 24 636695415 ps
T129 /workspace/coverage/cover_reg_top/6.rv_dm_tl_intg_err.1152145905 May 21 12:34:17 PM PDT 24 May 21 12:34:45 PM PDT 24 574298578 ps
T107 /workspace/coverage/cover_reg_top/4.rv_dm_csr_rw.1267802426 May 21 12:34:14 PM PDT 24 May 21 12:34:36 PM PDT 24 559572573 ps
T116 /workspace/coverage/cover_reg_top/3.rv_dm_csr_hw_reset.4054934691 May 21 12:34:10 PM PDT 24 May 21 12:34:33 PM PDT 24 145973123 ps
T209 /workspace/coverage/cover_reg_top/17.rv_dm_tl_errors.832370624 May 21 12:34:35 PM PDT 24 May 21 12:34:58 PM PDT 24 362558892 ps
T99 /workspace/coverage/cover_reg_top/3.rv_dm_csr_rw.2801850250 May 21 12:34:10 PM PDT 24 May 21 12:34:32 PM PDT 24 57480008 ps
T210 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_bit_bash.2184770212 May 21 12:34:01 PM PDT 24 May 21 12:34:55 PM PDT 24 20742886496 ps
T211 /workspace/coverage/cover_reg_top/0.rv_dm_mem_walk.345092774 May 21 12:34:02 PM PDT 24 May 21 12:34:26 PM PDT 24 48604778 ps
T108 /workspace/coverage/cover_reg_top/12.rv_dm_csr_rw.4011553778 May 21 12:34:24 PM PDT 24 May 21 12:34:43 PM PDT 24 152702467 ps
T109 /workspace/coverage/cover_reg_top/19.rv_dm_csr_rw.1529923778 May 21 12:34:30 PM PDT 24 May 21 12:34:49 PM PDT 24 103418038 ps
T212 /workspace/coverage/cover_reg_top/12.rv_dm_tap_fsm_rand_reset.2394138340 May 21 12:34:28 PM PDT 24 May 21 12:35:01 PM PDT 24 17516692300 ps
T213 /workspace/coverage/cover_reg_top/0.rv_dm_csr_mem_rw_with_rand_reset.1985273991 May 21 12:33:58 PM PDT 24 May 21 12:34:28 PM PDT 24 3488153222 ps
T214 /workspace/coverage/cover_reg_top/9.rv_dm_jtag_dtm_csr_rw.660767721 May 21 12:34:19 PM PDT 24 May 21 12:34:38 PM PDT 24 164495860 ps
T215 /workspace/coverage/cover_reg_top/0.rv_dm_csr_hw_reset.3586374303 May 21 12:34:04 PM PDT 24 May 21 12:34:29 PM PDT 24 97994176 ps
T216 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_bit_bash.2638904094 May 21 12:34:51 PM PDT 24 May 21 12:35:11 PM PDT 24 558785197 ps
T217 /workspace/coverage/cover_reg_top/5.rv_dm_tap_fsm_rand_reset.497172126 May 21 12:34:12 PM PDT 24 May 21 12:34:46 PM PDT 24 25546247649 ps
T218 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_bit_bash.878645773 May 21 12:33:58 PM PDT 24 May 21 12:34:30 PM PDT 24 1850911323 ps
T219 /workspace/coverage/cover_reg_top/17.rv_dm_tl_intg_err.2288802988 May 21 12:34:33 PM PDT 24 May 21 12:35:06 PM PDT 24 988882142 ps
T220 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_hw_reset.3093085420 May 21 12:34:08 PM PDT 24 May 21 12:34:30 PM PDT 24 116532515 ps
T221 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_bit_bash.2390702975 May 21 12:34:10 PM PDT 24 May 21 12:34:41 PM PDT 24 3110335969 ps
T222 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_rw.2862442516 May 21 12:34:12 PM PDT 24 May 21 12:34:33 PM PDT 24 69599137 ps
T39 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_hw_reset.2539794521 May 21 12:34:10 PM PDT 24 May 21 12:34:35 PM PDT 24 1717013962 ps
T223 /workspace/coverage/cover_reg_top/6.rv_dm_tl_errors.494258032 May 21 12:34:09 PM PDT 24 May 21 12:34:33 PM PDT 24 123276676 ps
T130 /workspace/coverage/cover_reg_top/16.rv_dm_tl_intg_err.629596735 May 21 12:34:33 PM PDT 24 May 21 12:35:10 PM PDT 24 1343935137 ps
T100 /workspace/coverage/cover_reg_top/10.rv_dm_same_csr_outstanding.1015672229 May 21 12:34:20 PM PDT 24 May 21 12:34:41 PM PDT 24 161236560 ps
T65 /workspace/coverage/cover_reg_top/15.rv_dm_tl_intg_err.1071095265 May 21 12:34:32 PM PDT 24 May 21 12:34:59 PM PDT 24 2111048760 ps
T224 /workspace/coverage/cover_reg_top/4.rv_dm_mem_partial_access.2700017508 May 21 12:34:10 PM PDT 24 May 21 12:34:31 PM PDT 24 23463357 ps
T126 /workspace/coverage/cover_reg_top/19.rv_dm_tl_intg_err.436405244 May 21 12:34:35 PM PDT 24 May 21 12:35:00 PM PDT 24 333256433 ps
T225 /workspace/coverage/cover_reg_top/8.rv_dm_tl_intg_err.3651537148 May 21 12:34:25 PM PDT 24 May 21 12:34:51 PM PDT 24 302241040 ps
T226 /workspace/coverage/cover_reg_top/14.rv_dm_csr_mem_rw_with_rand_reset.859006572 May 21 12:34:24 PM PDT 24 May 21 12:34:52 PM PDT 24 3959303741 ps
T227 /workspace/coverage/cover_reg_top/7.rv_dm_same_csr_outstanding.3647253937 May 21 12:34:20 PM PDT 24 May 21 12:34:44 PM PDT 24 324179571 ps
T127 /workspace/coverage/cover_reg_top/3.rv_dm_tl_intg_err.713799771 May 21 12:34:14 PM PDT 24 May 21 12:34:53 PM PDT 24 1813808519 ps
T228 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_aliasing.3696332648 May 21 12:34:08 PM PDT 24 May 21 12:34:30 PM PDT 24 155548347 ps
T229 /workspace/coverage/cover_reg_top/6.rv_dm_csr_rw.4044389535 May 21 12:34:16 PM PDT 24 May 21 12:34:37 PM PDT 24 182621286 ps
T62 /workspace/coverage/cover_reg_top/1.rv_dm_csr_mem_rw_with_rand_reset.1127720420 May 21 12:34:03 PM PDT 24 May 21 12:34:30 PM PDT 24 157569190 ps
T230 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_aliasing.3412195204 May 21 12:34:14 PM PDT 24 May 21 12:35:49 PM PDT 24 45101392269 ps
T231 /workspace/coverage/cover_reg_top/17.rv_dm_jtag_dmi_csr_rw.2229001371 May 21 12:34:40 PM PDT 24 May 21 12:34:58 PM PDT 24 226987773 ps
T232 /workspace/coverage/cover_reg_top/4.rv_dm_csr_bit_bash.1599057583 May 21 12:34:13 PM PDT 24 May 21 12:35:01 PM PDT 24 2956711639 ps
T233 /workspace/coverage/cover_reg_top/3.rv_dm_same_csr_outstanding.4073983907 May 21 12:34:10 PM PDT 24 May 21 12:34:35 PM PDT 24 217338350 ps
T234 /workspace/coverage/cover_reg_top/11.rv_dm_csr_mem_rw_with_rand_reset.1885828317 May 21 12:34:24 PM PDT 24 May 21 12:34:44 PM PDT 24 334806776 ps
T235 /workspace/coverage/cover_reg_top/14.rv_dm_jtag_dmi_csr_rw.3213104997 May 21 12:34:25 PM PDT 24 May 21 12:34:45 PM PDT 24 2574545328 ps
T236 /workspace/coverage/cover_reg_top/4.rv_dm_tl_intg_err.2540640800 May 21 12:34:09 PM PDT 24 May 21 12:34:40 PM PDT 24 874526210 ps
T101 /workspace/coverage/cover_reg_top/4.rv_dm_csr_aliasing.1109104933 May 21 12:34:17 PM PDT 24 May 21 12:35:52 PM PDT 24 8274506802 ps
T237 /workspace/coverage/cover_reg_top/17.rv_dm_csr_rw.1901109015 May 21 12:34:32 PM PDT 24 May 21 12:34:51 PM PDT 24 68722822 ps
T238 /workspace/coverage/cover_reg_top/3.rv_dm_csr_mem_rw_with_rand_reset.186134581 May 21 12:34:12 PM PDT 24 May 21 12:34:37 PM PDT 24 3813262118 ps
T239 /workspace/coverage/cover_reg_top/13.rv_dm_same_csr_outstanding.2716764444 May 21 12:34:23 PM PDT 24 May 21 12:34:47 PM PDT 24 143740254 ps
T102 /workspace/coverage/cover_reg_top/1.rv_dm_csr_aliasing.2184288832 May 21 12:33:57 PM PDT 24 May 21 12:35:39 PM PDT 24 12206899090 ps
T240 /workspace/coverage/cover_reg_top/6.rv_dm_csr_mem_rw_with_rand_reset.3284073025 May 21 12:34:17 PM PDT 24 May 21 12:34:43 PM PDT 24 2165082148 ps
T67 /workspace/coverage/cover_reg_top/8.rv_dm_csr_rw.1788571293 May 21 12:34:22 PM PDT 24 May 21 12:34:40 PM PDT 24 85555941 ps
T241 /workspace/coverage/cover_reg_top/15.rv_dm_tap_fsm_rand_reset.2423227435 May 21 12:34:32 PM PDT 24 May 21 12:35:23 PM PDT 24 17037410110 ps
T242 /workspace/coverage/cover_reg_top/19.rv_dm_tl_errors.869485024 May 21 12:34:30 PM PDT 24 May 21 12:34:52 PM PDT 24 461581637 ps
T243 /workspace/coverage/cover_reg_top/15.rv_dm_same_csr_outstanding.496233456 May 21 12:34:30 PM PDT 24 May 21 12:34:54 PM PDT 24 1661931534 ps
T244 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_hw_reset.3523212937 May 21 12:34:00 PM PDT 24 May 21 12:34:25 PM PDT 24 77486122 ps
T245 /workspace/coverage/cover_reg_top/4.rv_dm_same_csr_outstanding.1531908736 May 21 12:34:13 PM PDT 24 May 21 12:34:40 PM PDT 24 1556580523 ps
T246 /workspace/coverage/cover_reg_top/13.rv_dm_csr_rw.930743789 May 21 12:34:28 PM PDT 24 May 21 12:34:47 PM PDT 24 146115403 ps
T247 /workspace/coverage/cover_reg_top/14.rv_dm_tap_fsm_rand_reset.3518826968 May 21 12:34:27 PM PDT 24 May 21 12:35:19 PM PDT 24 19063697027 ps
T248 /workspace/coverage/cover_reg_top/15.rv_dm_jtag_dmi_csr_rw.2443679124 May 21 12:34:29 PM PDT 24 May 21 12:34:48 PM PDT 24 685169819 ps
T249 /workspace/coverage/cover_reg_top/17.rv_dm_jtag_dtm_csr_rw.3956665086 May 21 12:34:36 PM PDT 24 May 21 12:34:53 PM PDT 24 37050611 ps
T64 /workspace/coverage/cover_reg_top/7.rv_dm_tl_errors.2220849085 May 21 12:34:20 PM PDT 24 May 21 12:34:44 PM PDT 24 358511994 ps
T250 /workspace/coverage/cover_reg_top/17.rv_dm_same_csr_outstanding.1579993231 May 21 12:34:35 PM PDT 24 May 21 12:34:55 PM PDT 24 276767056 ps
T251 /workspace/coverage/cover_reg_top/1.rv_dm_csr_bit_bash.3565081018 May 21 12:34:01 PM PDT 24 May 21 12:34:58 PM PDT 24 6505203918 ps
T252 /workspace/coverage/cover_reg_top/1.rv_dm_tap_fsm_rand_reset.4278674287 May 21 12:34:01 PM PDT 24 May 21 12:34:34 PM PDT 24 21568487139 ps
T253 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_aliasing.870681053 May 21 12:34:10 PM PDT 24 May 21 12:34:41 PM PDT 24 3585279307 ps
T66 /workspace/coverage/cover_reg_top/13.rv_dm_tl_intg_err.2818398184 May 21 12:34:24 PM PDT 24 May 21 12:34:59 PM PDT 24 3174533262 ps
T254 /workspace/coverage/cover_reg_top/1.rv_dm_tl_errors.237008426 May 21 12:34:01 PM PDT 24 May 21 12:34:28 PM PDT 24 262175393 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%