Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : rv_dm_enable_checker
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_rv_dm_sva_0.1/rv_dm_enable_checker.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.enable_checker 100.00 100.00 100.00



Module Instance : tb.dut.enable_checker

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
91.35 100.00 76.60 92.63 100.00 87.50 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : rv_dm_enable_checker
Line No.TotalCoveredPercent
TOTAL22100.00
CONT_ASSIGN2911100.00
CONT_ASSIGN3611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_dv_rv_dm_sva_0.1/rv_dm_enable_checker.sv' or '../src/lowrisc_dv_rv_dm_sva_0.1/rv_dm_enable_checker.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
29 1 1
36 1 1


Assert Coverage for Module : rv_dm_enable_checker
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 4 4 100.00 4 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 4 4 100.00 4 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DebugRequestNeedsDebug_A 38226620 38191626 0 0
MemTLResponseWithoutDebugIsError_A 38226620 38191626 0 0
NdmResetAckNeedsDebug_A 38226620 38191626 0 0
SbaTLRequestNeedsDebug_A 38226620 38191626 0 0


DebugRequestNeedsDebug_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 38226620 38191626 0 0
T1 2245 2195 0 0
T2 40261 40205 0 0
T3 7242 7144 0 0
T4 26083 26013 0 0
T10 590205 589772 0 0
T11 77090 77036 0 0
T18 139993 139458 0 0
T26 73636 73367 0 0
T35 2490 2430 0 0
T41 132743 132672 0 0

MemTLResponseWithoutDebugIsError_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 38226620 38191626 0 0
T1 2245 2195 0 0
T2 40261 40205 0 0
T3 7242 7144 0 0
T4 26083 26013 0 0
T10 590205 589772 0 0
T11 77090 77036 0 0
T18 139993 139458 0 0
T26 73636 73367 0 0
T35 2490 2430 0 0
T41 132743 132672 0 0

NdmResetAckNeedsDebug_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 38226620 38191626 0 0
T1 2245 2195 0 0
T2 40261 40205 0 0
T3 7242 7144 0 0
T4 26083 26013 0 0
T10 590205 589772 0 0
T11 77090 77036 0 0
T18 139993 139458 0 0
T26 73636 73367 0 0
T35 2490 2430 0 0
T41 132743 132672 0 0

SbaTLRequestNeedsDebug_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 38226620 38191626 0 0
T1 2245 2195 0 0
T2 40261 40205 0 0
T3 7242 7144 0 0
T4 26083 26013 0 0
T10 590205 589772 0 0
T11 77090 77036 0 0
T18 139993 139458 0 0
T26 73636 73367 0 0
T35 2490 2430 0 0
T41 132743 132672 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%