Summary for Variable cp_mode
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
3 |
1 |
2 |
66.67 |
Automatically Generated Bins for cp_mode
Uncovered bins
NAME | COUNT | AT LEAST | NUMBER | STATUS |
auto[DisabledMode] |
0 |
1 |
1 |
|
Covered bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[FlashMode] |
188958 |
1 |
|
|
T2 |
23 |
|
T3 |
18 |
|
T6 |
5 |
auto[PassthroughMode] |
147652 |
1 |
|
|
T5 |
551 |
|
T8 |
30 |
|
T11 |
865 |
Summary for Variable cp_tpm_enabled
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_tpm_enabled
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
54321 |
1 |
|
|
T2 |
23 |
|
T8 |
30 |
|
T12 |
24 |
auto[1] |
282289 |
1 |
|
|
T3 |
18 |
|
T5 |
551 |
|
T6 |
5 |
Summary for Cross cr_all
Samples crossed: cp_mode cp_tpm_enabled
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
6 |
2 |
4 |
66.67 |
2 |
Automatically Generated Cross Bins for cr_all
Element holes
cp_mode | cp_tpm_enabled | COUNT | AT LEAST | NUMBER | STATUS |
[auto[DisabledMode]] |
* |
-- |
-- |
2 |
|
Covered bins
cp_mode | cp_tpm_enabled | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[FlashMode] |
auto[0] |
22800 |
1 |
|
|
T2 |
23 |
|
T25 |
145 |
|
T151 |
534 |
auto[FlashMode] |
auto[1] |
166158 |
1 |
|
|
T3 |
18 |
|
T6 |
5 |
|
T7 |
829 |
auto[PassthroughMode] |
auto[0] |
31521 |
1 |
|
|
T8 |
30 |
|
T12 |
24 |
|
T13 |
36 |
auto[PassthroughMode] |
auto[1] |
116131 |
1 |
|
|
T5 |
551 |
|
T11 |
865 |
|
T14 |
713 |