Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.67 100.00 98.27 100.00 100.00 99.71 99.70 100.00


Total test records in report: 970
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html

T119 /workspace/coverage/default/36.sram_ctrl_partial_access_b2b.829718952 Jan 10 01:27:53 PM PST 24 Jan 10 01:34:11 PM PST 24 54916366193 ps
T260 /workspace/coverage/default/15.sram_ctrl_smoke.969017807 Jan 10 01:26:47 PM PST 24 Jan 10 01:27:41 PM PST 24 3770899408 ps
T261 /workspace/coverage/default/36.sram_ctrl_executable.3241327938 Jan 10 01:27:41 PM PST 24 Jan 10 01:28:32 PM PST 24 861058235 ps
T113 /workspace/coverage/default/30.sram_ctrl_regwen.2938572667 Jan 10 01:27:59 PM PST 24 Jan 10 01:46:12 PM PST 24 4149578051 ps
T262 /workspace/coverage/default/26.sram_ctrl_max_throughput.3585009657 Jan 10 01:27:41 PM PST 24 Jan 10 01:28:50 PM PST 24 733119427 ps
T263 /workspace/coverage/default/17.sram_ctrl_lc_escalation.71394718 Jan 10 01:26:55 PM PST 24 Jan 10 01:27:40 PM PST 24 2236195579 ps
T264 /workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.1049026032 Jan 10 01:28:15 PM PST 24 Jan 10 02:40:39 PM PST 24 1077784336 ps
T265 /workspace/coverage/default/7.sram_ctrl_smoke.2416454643 Jan 10 01:26:25 PM PST 24 Jan 10 01:27:43 PM PST 24 1105409183 ps
T266 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.893657463 Jan 10 01:26:16 PM PST 24 Jan 10 01:29:10 PM PST 24 70947783471 ps
T114 /workspace/coverage/default/33.sram_ctrl_stress_all.1118370678 Jan 10 01:28:16 PM PST 24 Jan 10 03:09:47 PM PST 24 338781210816 ps
T267 /workspace/coverage/default/33.sram_ctrl_bijection.2672577353 Jan 10 01:27:45 PM PST 24 Jan 10 02:06:25 PM PST 24 31795709996 ps
T120 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.2547476365 Jan 10 01:26:42 PM PST 24 Jan 10 01:33:09 PM PST 24 30063699965 ps
T268 /workspace/coverage/default/43.sram_ctrl_lc_escalation.1690110368 Jan 10 01:28:16 PM PST 24 Jan 10 01:32:13 PM PST 24 14106573650 ps
T269 /workspace/coverage/default/35.sram_ctrl_smoke.2709786897 Jan 10 01:27:45 PM PST 24 Jan 10 01:30:49 PM PST 24 2783357403 ps
T122 /workspace/coverage/default/17.sram_ctrl_executable.1325033801 Jan 10 01:27:02 PM PST 24 Jan 10 01:33:25 PM PST 24 10250924362 ps
T270 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.369690947 Jan 10 01:26:59 PM PST 24 Jan 10 01:35:10 PM PST 24 3418668867 ps
T271 /workspace/coverage/default/0.sram_ctrl_regwen.3745731517 Jan 10 01:26:09 PM PST 24 Jan 10 01:38:58 PM PST 24 2001465969 ps
T272 /workspace/coverage/default/23.sram_ctrl_stress_all.4007382960 Jan 10 01:26:57 PM PST 24 Jan 10 01:48:20 PM PST 24 79297829325 ps
T273 /workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.1252193614 Jan 10 01:28:19 PM PST 24 Jan 10 02:27:33 PM PST 24 1197338706 ps
T274 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.1268557316 Jan 10 01:26:58 PM PST 24 Jan 10 01:30:27 PM PST 24 8403055251 ps
T275 /workspace/coverage/default/24.sram_ctrl_mem_walk.1765788635 Jan 10 01:26:59 PM PST 24 Jan 10 01:29:15 PM PST 24 13151895749 ps
T276 /workspace/coverage/default/33.sram_ctrl_multiple_keys.1840940766 Jan 10 01:28:09 PM PST 24 Jan 10 01:50:06 PM PST 24 95891775702 ps
T277 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.457591641 Jan 10 01:27:40 PM PST 24 Jan 10 01:30:31 PM PST 24 3421522285 ps
T278 /workspace/coverage/default/35.sram_ctrl_alert_test.2617121735 Jan 10 01:27:48 PM PST 24 Jan 10 01:28:52 PM PST 24 15010599 ps
T279 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.2748694453 Jan 10 01:27:46 PM PST 24 Jan 10 01:31:30 PM PST 24 4441433940 ps
T280 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.767966376 Jan 10 01:26:59 PM PST 24 Jan 10 01:28:33 PM PST 24 2751443993 ps
T281 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.3488202188 Jan 10 01:27:59 PM PST 24 Jan 10 01:49:49 PM PST 24 23236175258 ps
T24 /workspace/coverage/default/3.sram_ctrl_sec_cm.2390536649 Jan 10 01:26:32 PM PST 24 Jan 10 01:26:47 PM PST 24 1888335543 ps
T282 /workspace/coverage/default/26.sram_ctrl_alert_test.1526216692 Jan 10 01:27:30 PM PST 24 Jan 10 01:27:41 PM PST 24 39255012 ps
T283 /workspace/coverage/default/30.sram_ctrl_mem_walk.2376189170 Jan 10 01:28:09 PM PST 24 Jan 10 01:34:16 PM PST 24 89931636349 ps
T284 /workspace/coverage/default/39.sram_ctrl_smoke.3576409363 Jan 10 01:28:20 PM PST 24 Jan 10 01:30:01 PM PST 24 1588061788 ps
T285 /workspace/coverage/default/16.sram_ctrl_partial_access.495191040 Jan 10 01:26:47 PM PST 24 Jan 10 01:27:24 PM PST 24 3431464604 ps
T286 /workspace/coverage/default/29.sram_ctrl_max_throughput.792191537 Jan 10 01:27:21 PM PST 24 Jan 10 01:30:02 PM PST 24 783546976 ps
T287 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.3231508443 Jan 10 01:26:59 PM PST 24 Jan 10 02:08:23 PM PST 24 3783488774 ps
T288 /workspace/coverage/default/38.sram_ctrl_ram_cfg.397478341 Jan 10 01:28:34 PM PST 24 Jan 10 01:29:19 PM PST 24 1408201859 ps
T289 /workspace/coverage/default/21.sram_ctrl_mem_walk.841995586 Jan 10 01:27:01 PM PST 24 Jan 10 01:31:24 PM PST 24 35829400208 ps
T290 /workspace/coverage/default/34.sram_ctrl_smoke.366933477 Jan 10 01:28:21 PM PST 24 Jan 10 01:29:24 PM PST 24 2651826968 ps
T291 /workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.94854546 Jan 10 01:26:12 PM PST 24 Jan 10 01:29:22 PM PST 24 1146826537 ps
T292 /workspace/coverage/default/0.sram_ctrl_bijection.1961308298 Jan 10 01:26:02 PM PST 24 Jan 10 01:54:15 PM PST 24 83890025764 ps
T293 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.1196556635 Jan 10 01:28:17 PM PST 24 Jan 10 01:30:23 PM PST 24 4903842128 ps
T294 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.1280715771 Jan 10 01:28:16 PM PST 24 Jan 10 01:32:26 PM PST 24 2616882608 ps
T295 /workspace/coverage/default/35.sram_ctrl_ram_cfg.981004512 Jan 10 01:27:49 PM PST 24 Jan 10 01:29:06 PM PST 24 1416302027 ps
T296 /workspace/coverage/default/25.sram_ctrl_bijection.3696344850 Jan 10 01:26:56 PM PST 24 Jan 10 01:46:40 PM PST 24 17666999236 ps
T297 /workspace/coverage/default/2.sram_ctrl_alert_test.2385846937 Jan 10 01:26:03 PM PST 24 Jan 10 01:26:21 PM PST 24 41483290 ps
T298 /workspace/coverage/default/27.sram_ctrl_multiple_keys.390358130 Jan 10 01:27:56 PM PST 24 Jan 10 01:35:41 PM PST 24 17820635361 ps
T299 /workspace/coverage/default/34.sram_ctrl_regwen.3596092251 Jan 10 01:28:38 PM PST 24 Jan 10 01:44:07 PM PST 24 32381076181 ps
T300 /workspace/coverage/default/5.sram_ctrl_max_throughput.389635410 Jan 10 01:26:33 PM PST 24 Jan 10 01:27:14 PM PST 24 1125223249 ps
T301 /workspace/coverage/default/43.sram_ctrl_regwen.2794575893 Jan 10 01:28:34 PM PST 24 Jan 10 01:47:19 PM PST 24 44702805009 ps
T116 /workspace/coverage/default/21.sram_ctrl_executable.3833774072 Jan 10 01:26:59 PM PST 24 Jan 10 01:30:26 PM PST 24 4059756589 ps
T302 /workspace/coverage/default/35.sram_ctrl_bijection.1889918756 Jan 10 01:27:48 PM PST 24 Jan 10 01:47:08 PM PST 24 16399712567 ps
T303 /workspace/coverage/default/19.sram_ctrl_max_throughput.3283036791 Jan 10 01:26:58 PM PST 24 Jan 10 01:28:17 PM PST 24 2941790806 ps
T304 /workspace/coverage/default/15.sram_ctrl_mem_walk.2347790351 Jan 10 01:26:51 PM PST 24 Jan 10 01:29:04 PM PST 24 2669916541 ps
T305 /workspace/coverage/default/8.sram_ctrl_ram_cfg.2128845892 Jan 10 01:26:22 PM PST 24 Jan 10 01:26:46 PM PST 24 1413077614 ps
T306 /workspace/coverage/default/12.sram_ctrl_partial_access.370854715 Jan 10 01:26:54 PM PST 24 Jan 10 01:27:20 PM PST 24 775553879 ps
T307 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.3153712750 Jan 10 01:27:07 PM PST 24 Jan 10 01:32:44 PM PST 24 16027969240 ps
T308 /workspace/coverage/default/2.sram_ctrl_mem_walk.1909431414 Jan 10 01:26:09 PM PST 24 Jan 10 01:30:33 PM PST 24 19706461602 ps
T309 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.421086552 Jan 10 01:28:52 PM PST 24 Jan 10 01:35:37 PM PST 24 20080332587 ps
T310 /workspace/coverage/default/42.sram_ctrl_regwen.3103750916 Jan 10 01:28:20 PM PST 24 Jan 10 01:30:05 PM PST 24 4310234127 ps
T311 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.3497329526 Jan 10 01:28:19 PM PST 24 Jan 10 01:36:04 PM PST 24 20995884771 ps
T312 /workspace/coverage/default/48.sram_ctrl_regwen.2863581583 Jan 10 01:30:43 PM PST 24 Jan 10 01:48:59 PM PST 24 8817789954 ps
T313 /workspace/coverage/default/32.sram_ctrl_stress_pipeline.2960136574 Jan 10 01:27:28 PM PST 24 Jan 10 01:33:56 PM PST 24 5276247891 ps
T314 /workspace/coverage/default/41.sram_ctrl_partial_access_b2b.1401620122 Jan 10 01:28:01 PM PST 24 Jan 10 01:37:03 PM PST 24 181106542864 ps
T315 /workspace/coverage/default/48.sram_ctrl_lc_escalation.1229629004 Jan 10 01:30:47 PM PST 24 Jan 10 01:32:05 PM PST 24 28590501871 ps
T316 /workspace/coverage/default/11.sram_ctrl_lc_escalation.3482753250 Jan 10 01:26:56 PM PST 24 Jan 10 01:31:23 PM PST 24 10638326264 ps
T317 /workspace/coverage/default/49.sram_ctrl_partial_access.3471243028 Jan 10 01:31:02 PM PST 24 Jan 10 01:31:41 PM PST 24 5449824438 ps
T318 /workspace/coverage/default/25.sram_ctrl_multiple_keys.3530557966 Jan 10 01:26:58 PM PST 24 Jan 10 01:46:18 PM PST 24 27640834181 ps
T319 /workspace/coverage/default/18.sram_ctrl_multiple_keys.223125030 Jan 10 01:27:16 PM PST 24 Jan 10 01:31:17 PM PST 24 15709776981 ps
T320 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.2269247277 Jan 10 01:27:08 PM PST 24 Jan 10 01:38:12 PM PST 24 151539049590 ps
T321 /workspace/coverage/default/2.sram_ctrl_max_throughput.2134484132 Jan 10 01:25:57 PM PST 24 Jan 10 01:27:01 PM PST 24 742566057 ps
T322 /workspace/coverage/default/36.sram_ctrl_multiple_keys.1341705332 Jan 10 01:27:42 PM PST 24 Jan 10 01:38:40 PM PST 24 14080881496 ps
T323 /workspace/coverage/default/28.sram_ctrl_multiple_keys.1546057636 Jan 10 01:28:17 PM PST 24 Jan 10 01:59:01 PM PST 24 84842383211 ps
T324 /workspace/coverage/default/23.sram_ctrl_multiple_keys.2328556777 Jan 10 01:27:16 PM PST 24 Jan 10 01:43:01 PM PST 24 28356550308 ps
T325 /workspace/coverage/default/26.sram_ctrl_multiple_keys.2019851304 Jan 10 01:27:16 PM PST 24 Jan 10 01:41:16 PM PST 24 7818218289 ps
T326 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.2649841103 Jan 10 01:27:49 PM PST 24 Jan 10 01:30:04 PM PST 24 1496009675 ps
T327 /workspace/coverage/default/24.sram_ctrl_multiple_keys.1741318674 Jan 10 01:26:59 PM PST 24 Jan 10 01:29:19 PM PST 24 4125091925 ps
T328 /workspace/coverage/default/42.sram_ctrl_partial_access.3187339185 Jan 10 01:28:12 PM PST 24 Jan 10 01:31:27 PM PST 24 15638281493 ps
T329 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.3999715436 Jan 10 01:27:30 PM PST 24 Jan 10 01:28:08 PM PST 24 1066164401 ps
T330 /workspace/coverage/default/3.sram_ctrl_multiple_keys.2878841785 Jan 10 01:26:05 PM PST 24 Jan 10 01:43:40 PM PST 24 15380001168 ps
T331 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.3990479110 Jan 10 01:27:29 PM PST 24 Jan 10 01:37:50 PM PST 24 25912133593 ps
T332 /workspace/coverage/default/6.sram_ctrl_lc_escalation.66391422 Jan 10 01:26:42 PM PST 24 Jan 10 01:30:08 PM PST 24 28009778708 ps
T333 /workspace/coverage/default/49.sram_ctrl_smoke.3235034900 Jan 10 01:31:00 PM PST 24 Jan 10 01:31:17 PM PST 24 381318203 ps
T334 /workspace/coverage/default/29.sram_ctrl_executable.1421333557 Jan 10 01:27:30 PM PST 24 Jan 10 01:33:24 PM PST 24 16397852667 ps
T335 /workspace/coverage/default/49.sram_ctrl_partial_access_b2b.3095454630 Jan 10 01:31:01 PM PST 24 Jan 10 01:36:55 PM PST 24 13732653822 ps
T336 /workspace/coverage/default/37.sram_ctrl_alert_test.177624385 Jan 10 01:28:21 PM PST 24 Jan 10 01:29:10 PM PST 24 14006420 ps
T337 /workspace/coverage/default/10.sram_ctrl_bijection.3334947561 Jan 10 01:26:34 PM PST 24 Jan 10 01:57:18 PM PST 24 159893534238 ps
T338 /workspace/coverage/default/1.sram_ctrl_partial_access.723539540 Jan 10 01:26:04 PM PST 24 Jan 10 01:27:28 PM PST 24 792828544 ps
T339 /workspace/coverage/default/13.sram_ctrl_multiple_keys.2171267496 Jan 10 01:26:41 PM PST 24 Jan 10 01:28:49 PM PST 24 1677697979 ps
T340 /workspace/coverage/default/24.sram_ctrl_bijection.914032140 Jan 10 01:26:56 PM PST 24 Jan 10 01:53:18 PM PST 24 99865781843 ps
T341 /workspace/coverage/default/5.sram_ctrl_bijection.3441995019 Jan 10 01:26:44 PM PST 24 Jan 10 01:48:12 PM PST 24 58418726695 ps
T342 /workspace/coverage/default/3.sram_ctrl_alert_test.370442190 Jan 10 01:26:29 PM PST 24 Jan 10 01:26:43 PM PST 24 60020572 ps
T343 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.2827797675 Jan 10 01:28:16 PM PST 24 Jan 10 01:29:35 PM PST 24 708382284 ps
T344 /workspace/coverage/default/35.sram_ctrl_partial_access.2992183586 Jan 10 01:28:01 PM PST 24 Jan 10 01:29:23 PM PST 24 1810727112 ps
T345 /workspace/coverage/default/39.sram_ctrl_mem_walk.3514008932 Jan 10 01:27:57 PM PST 24 Jan 10 01:30:57 PM PST 24 8574385747 ps
T346 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.92927409 Jan 10 01:26:02 PM PST 24 Jan 10 01:28:45 PM PST 24 19555605095 ps
T347 /workspace/coverage/default/13.sram_ctrl_stress_all.3910263050 Jan 10 01:26:56 PM PST 24 Jan 10 01:48:54 PM PST 24 35304233785 ps
T348 /workspace/coverage/default/30.sram_ctrl_access_during_key_req.1833461498 Jan 10 01:28:14 PM PST 24 Jan 10 01:40:58 PM PST 24 7604277552 ps
T349 /workspace/coverage/default/11.sram_ctrl_smoke.1401714738 Jan 10 01:26:42 PM PST 24 Jan 10 01:27:37 PM PST 24 1535720171 ps
T350 /workspace/coverage/default/1.sram_ctrl_max_throughput.2050092425 Jan 10 01:26:14 PM PST 24 Jan 10 01:27:53 PM PST 24 4336727200 ps
T351 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.2407086181 Jan 10 01:28:19 PM PST 24 Jan 10 01:37:59 PM PST 24 23512420322 ps
T352 /workspace/coverage/default/44.sram_ctrl_max_throughput.4085043688 Jan 10 01:28:18 PM PST 24 Jan 10 01:29:52 PM PST 24 1009896587 ps
T353 /workspace/coverage/default/27.sram_ctrl_partial_access.4908215 Jan 10 01:27:42 PM PST 24 Jan 10 01:31:18 PM PST 24 969046191 ps
T354 /workspace/coverage/default/33.sram_ctrl_smoke.3734974930 Jan 10 01:27:55 PM PST 24 Jan 10 01:28:59 PM PST 24 3248348223 ps
T355 /workspace/coverage/default/40.sram_ctrl_executable.2212900095 Jan 10 01:28:17 PM PST 24 Jan 10 01:33:03 PM PST 24 29436168415 ps
T356 /workspace/coverage/default/2.sram_ctrl_partial_access_b2b.4186673876 Jan 10 01:26:01 PM PST 24 Jan 10 01:32:43 PM PST 24 35471917267 ps
T357 /workspace/coverage/default/34.sram_ctrl_access_during_key_req.2935161534 Jan 10 01:28:18 PM PST 24 Jan 10 01:35:29 PM PST 24 7899635472 ps
T358 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.2525823357 Jan 10 01:26:59 PM PST 24 Jan 10 01:29:22 PM PST 24 1622290511 ps
T359 /workspace/coverage/default/14.sram_ctrl_lc_escalation.2304089076 Jan 10 01:26:57 PM PST 24 Jan 10 01:31:01 PM PST 24 19953809433 ps
T360 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.2677224906 Jan 10 01:27:00 PM PST 24 Jan 10 01:30:34 PM PST 24 2834583958 ps
T361 /workspace/coverage/default/0.sram_ctrl_alert_test.1910251717 Jan 10 01:26:10 PM PST 24 Jan 10 01:26:33 PM PST 24 53638268 ps
T362 /workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.2253947048 Jan 10 01:26:42 PM PST 24 Jan 10 01:27:59 PM PST 24 1543305980 ps
T363 /workspace/coverage/default/20.sram_ctrl_stress_all.3533251171 Jan 10 01:26:57 PM PST 24 Jan 10 02:29:36 PM PST 24 286896872109 ps
T364 /workspace/coverage/default/27.sram_ctrl_lc_escalation.1558182412 Jan 10 01:27:58 PM PST 24 Jan 10 01:30:49 PM PST 24 12809679801 ps
T365 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.1480813792 Jan 10 01:26:46 PM PST 24 Jan 10 01:29:31 PM PST 24 17419659099 ps
T366 /workspace/coverage/default/26.sram_ctrl_ram_cfg.4214218745 Jan 10 01:27:42 PM PST 24 Jan 10 01:28:45 PM PST 24 1402580533 ps
T367 /workspace/coverage/default/44.sram_ctrl_lc_escalation.3354179909 Jan 10 01:28:19 PM PST 24 Jan 10 01:31:17 PM PST 24 51162908718 ps
T368 /workspace/coverage/default/24.sram_ctrl_max_throughput.2359718999 Jan 10 01:27:03 PM PST 24 Jan 10 01:28:01 PM PST 24 748555293 ps
T369 /workspace/coverage/default/21.sram_ctrl_regwen.2707926981 Jan 10 01:27:01 PM PST 24 Jan 10 01:35:53 PM PST 24 11951187772 ps
T370 /workspace/coverage/default/22.sram_ctrl_partial_access_b2b.1975318524 Jan 10 01:26:56 PM PST 24 Jan 10 01:35:01 PM PST 24 76234333932 ps
T371 /workspace/coverage/default/21.sram_ctrl_alert_test.3495841024 Jan 10 01:26:59 PM PST 24 Jan 10 01:27:12 PM PST 24 13681449 ps
T372 /workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.915472782 Jan 10 01:26:25 PM PST 24 Jan 10 01:29:08 PM PST 24 1569070728 ps
T373 /workspace/coverage/default/38.sram_ctrl_max_throughput.3049495559 Jan 10 01:28:15 PM PST 24 Jan 10 01:29:47 PM PST 24 1452401507 ps
T374 /workspace/coverage/default/5.sram_ctrl_mem_walk.2856365282 Jan 10 01:26:29 PM PST 24 Jan 10 01:29:21 PM PST 24 21515706386 ps
T375 /workspace/coverage/default/42.sram_ctrl_access_during_key_req.65176839 Jan 10 01:28:16 PM PST 24 Jan 10 01:48:11 PM PST 24 16596541372 ps
T376 /workspace/coverage/default/15.sram_ctrl_max_throughput.3020822717 Jan 10 01:26:59 PM PST 24 Jan 10 01:27:41 PM PST 24 6079126088 ps
T377 /workspace/coverage/default/28.sram_ctrl_max_throughput.958346238 Jan 10 01:28:19 PM PST 24 Jan 10 01:30:48 PM PST 24 3053384263 ps
T378 /workspace/coverage/default/38.sram_ctrl_partial_access_b2b.2163714707 Jan 10 01:28:55 PM PST 24 Jan 10 01:36:54 PM PST 24 134363654402 ps
T379 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.592860324 Jan 10 01:26:32 PM PST 24 Jan 10 01:36:50 PM PST 24 86064875229 ps
T380 /workspace/coverage/default/21.sram_ctrl_partial_access.2719012708 Jan 10 01:26:58 PM PST 24 Jan 10 01:27:17 PM PST 24 355812190 ps
T381 /workspace/coverage/default/32.sram_ctrl_partial_access_b2b.3143829183 Jan 10 01:27:25 PM PST 24 Jan 10 01:30:49 PM PST 24 3450837041 ps
T382 /workspace/coverage/default/7.sram_ctrl_alert_test.694952824 Jan 10 01:26:28 PM PST 24 Jan 10 01:26:42 PM PST 24 13431091 ps
T383 /workspace/coverage/default/2.sram_ctrl_ram_cfg.2379712164 Jan 10 01:26:08 PM PST 24 Jan 10 01:26:36 PM PST 24 343085654 ps
T384 /workspace/coverage/default/24.sram_ctrl_regwen.1192099547 Jan 10 01:27:11 PM PST 24 Jan 10 01:40:56 PM PST 24 28140096876 ps
T385 /workspace/coverage/default/7.sram_ctrl_partial_access.2831912743 Jan 10 01:26:42 PM PST 24 Jan 10 01:27:11 PM PST 24 1139350449 ps
T386 /workspace/coverage/default/47.sram_ctrl_ram_cfg.2133254368 Jan 10 01:30:43 PM PST 24 Jan 10 01:30:51 PM PST 24 1255332854 ps
T387 /workspace/coverage/default/18.sram_ctrl_smoke.2653045261 Jan 10 01:26:56 PM PST 24 Jan 10 01:27:28 PM PST 24 3793840079 ps
T388 /workspace/coverage/default/27.sram_ctrl_stress_all.3965664957 Jan 10 01:28:11 PM PST 24 Jan 10 02:18:45 PM PST 24 156715298495 ps
T389 /workspace/coverage/default/30.sram_ctrl_bijection.1661530820 Jan 10 01:27:45 PM PST 24 Jan 10 02:12:57 PM PST 24 163221036506 ps
T390 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.41027166 Jan 10 01:30:45 PM PST 24 Jan 10 01:37:28 PM PST 24 45624799264 ps
T391 /workspace/coverage/default/32.sram_ctrl_regwen.904198497 Jan 10 01:27:22 PM PST 24 Jan 10 01:40:01 PM PST 24 9889004198 ps
T392 /workspace/coverage/default/32.sram_ctrl_alert_test.2599739522 Jan 10 01:27:55 PM PST 24 Jan 10 01:28:52 PM PST 24 52428253 ps
T393 /workspace/coverage/default/32.sram_ctrl_bijection.3723668095 Jan 10 01:28:51 PM PST 24 Jan 10 01:57:28 PM PST 24 898374965840 ps
T394 /workspace/coverage/default/8.sram_ctrl_partial_access.852191049 Jan 10 01:26:45 PM PST 24 Jan 10 01:27:20 PM PST 24 835619664 ps
T395 /workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.10032234 Jan 10 01:26:48 PM PST 24 Jan 10 02:50:44 PM PST 24 3098924947 ps
T396 /workspace/coverage/default/0.sram_ctrl_partial_access.995158464 Jan 10 01:26:07 PM PST 24 Jan 10 01:26:41 PM PST 24 743389963 ps
T397 /workspace/coverage/default/4.sram_ctrl_bijection.2880850672 Jan 10 01:26:36 PM PST 24 Jan 10 02:11:42 PM PST 24 161894144828 ps
T398 /workspace/coverage/default/3.sram_ctrl_access_during_key_req.2351247803 Jan 10 01:26:35 PM PST 24 Jan 10 01:49:58 PM PST 24 9269555190 ps
T399 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.2521514116 Jan 10 01:27:33 PM PST 24 Jan 10 02:26:40 PM PST 24 368136503 ps
T400 /workspace/coverage/default/23.sram_ctrl_alert_test.1108965292 Jan 10 01:27:07 PM PST 24 Jan 10 01:27:16 PM PST 24 16624871 ps
T401 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.4183319112 Jan 10 01:26:25 PM PST 24 Jan 10 01:28:59 PM PST 24 6439789303 ps
T402 /workspace/coverage/default/11.sram_ctrl_access_during_key_req.453291746 Jan 10 01:26:47 PM PST 24 Jan 10 01:46:28 PM PST 24 18023288464 ps
T403 /workspace/coverage/default/46.sram_ctrl_multiple_keys.2890826222 Jan 10 01:28:21 PM PST 24 Jan 10 01:35:41 PM PST 24 19938173934 ps
T404 /workspace/coverage/default/32.sram_ctrl_partial_access.877637804 Jan 10 01:27:28 PM PST 24 Jan 10 01:29:24 PM PST 24 1758445837 ps
T405 /workspace/coverage/default/22.sram_ctrl_access_during_key_req.3038539576 Jan 10 01:27:03 PM PST 24 Jan 10 01:33:10 PM PST 24 2352678445 ps
T406 /workspace/coverage/default/23.sram_ctrl_bijection.565059350 Jan 10 01:27:16 PM PST 24 Jan 10 01:44:30 PM PST 24 18225874917 ps
T407 /workspace/coverage/default/10.sram_ctrl_regwen.217249235 Jan 10 01:26:35 PM PST 24 Jan 10 01:29:31 PM PST 24 8035487082 ps
T408 /workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.4196419675 Jan 10 01:26:28 PM PST 24 Jan 10 02:15:48 PM PST 24 239747764 ps
T409 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.120047030 Jan 10 01:27:58 PM PST 24 Jan 10 01:30:49 PM PST 24 818148474 ps
T410 /workspace/coverage/default/44.sram_ctrl_alert_test.223414636 Jan 10 01:28:52 PM PST 24 Jan 10 01:29:19 PM PST 24 13827808 ps
T411 /workspace/coverage/default/17.sram_ctrl_access_during_key_req.2650243896 Jan 10 01:26:59 PM PST 24 Jan 10 01:35:22 PM PST 24 24370027391 ps
T412 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.3858144949 Jan 10 01:28:51 PM PST 24 Jan 10 01:35:34 PM PST 24 9929437696 ps
T413 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.1662000793 Jan 10 01:26:55 PM PST 24 Jan 10 01:27:50 PM PST 24 1672392634 ps
T414 /workspace/coverage/default/34.sram_ctrl_multiple_keys.4088221181 Jan 10 01:28:17 PM PST 24 Jan 10 01:48:01 PM PST 24 7448565004 ps
T415 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.3410271771 Jan 10 01:26:59 PM PST 24 Jan 10 01:47:48 PM PST 24 8897614500 ps
T416 /workspace/coverage/default/47.sram_ctrl_lc_escalation.1582656911 Jan 10 01:30:45 PM PST 24 Jan 10 01:33:09 PM PST 24 47596301358 ps
T417 /workspace/coverage/default/4.sram_ctrl_smoke.4166648034 Jan 10 01:26:24 PM PST 24 Jan 10 01:27:03 PM PST 24 5060192692 ps
T34 /workspace/coverage/default/0.sram_ctrl_sec_cm.3258514296 Jan 10 01:26:12 PM PST 24 Jan 10 01:26:38 PM PST 24 541498706 ps
T418 /workspace/coverage/default/24.sram_ctrl_ram_cfg.561423262 Jan 10 01:26:59 PM PST 24 Jan 10 01:27:26 PM PST 24 2108165497 ps
T419 /workspace/coverage/default/25.sram_ctrl_mem_walk.682394253 Jan 10 01:27:16 PM PST 24 Jan 10 01:29:16 PM PST 24 4036318870 ps
T420 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.615743749 Jan 10 01:27:01 PM PST 24 Jan 10 01:29:40 PM PST 24 10158715681 ps
T421 /workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.4107903851 Jan 10 01:28:19 PM PST 24 Jan 10 02:11:48 PM PST 24 1117613122 ps
T422 /workspace/coverage/default/2.sram_ctrl_access_during_key_req.1881120752 Jan 10 01:25:58 PM PST 24 Jan 10 01:47:41 PM PST 24 50547776376 ps
T423 /workspace/coverage/default/47.sram_ctrl_max_throughput.1722351477 Jan 10 01:30:43 PM PST 24 Jan 10 01:31:46 PM PST 24 10331117018 ps
T424 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.3780676442 Jan 10 01:26:28 PM PST 24 Jan 10 01:27:55 PM PST 24 2422578948 ps
T425 /workspace/coverage/default/38.sram_ctrl_lc_escalation.2874618217 Jan 10 01:29:01 PM PST 24 Jan 10 01:30:30 PM PST 24 6843913027 ps
T426 /workspace/coverage/default/19.sram_ctrl_lc_escalation.4134053491 Jan 10 01:26:57 PM PST 24 Jan 10 01:32:04 PM PST 24 45767190211 ps
T427 /workspace/coverage/default/6.sram_ctrl_mem_walk.3455863196 Jan 10 01:26:32 PM PST 24 Jan 10 01:31:27 PM PST 24 47475244662 ps
T428 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.877984908 Jan 10 01:28:17 PM PST 24 Jan 10 01:31:27 PM PST 24 819352980 ps
T429 /workspace/coverage/default/24.sram_ctrl_partial_access_b2b.4135165431 Jan 10 01:26:59 PM PST 24 Jan 10 01:31:02 PM PST 24 10583254049 ps
T430 /workspace/coverage/default/1.sram_ctrl_mem_walk.4071614964 Jan 10 01:26:04 PM PST 24 Jan 10 01:30:54 PM PST 24 55216474937 ps
T431 /workspace/coverage/default/10.sram_ctrl_ram_cfg.647103853 Jan 10 01:26:45 PM PST 24 Jan 10 01:27:05 PM PST 24 664311749 ps
T432 /workspace/coverage/default/14.sram_ctrl_bijection.3433850604 Jan 10 01:26:45 PM PST 24 Jan 10 01:44:47 PM PST 24 61611249804 ps
T433 /workspace/coverage/default/12.sram_ctrl_smoke.1567310201 Jan 10 01:27:02 PM PST 24 Jan 10 01:27:27 PM PST 24 798551967 ps
T434 /workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.1259512677 Jan 10 01:28:15 PM PST 24 Jan 10 02:28:21 PM PST 24 3717467815 ps
T435 /workspace/coverage/default/17.sram_ctrl_partial_access_b2b.2170354966 Jan 10 01:26:58 PM PST 24 Jan 10 01:31:04 PM PST 24 11684157203 ps
T436 /workspace/coverage/default/32.sram_ctrl_smoke.3738094199 Jan 10 01:27:24 PM PST 24 Jan 10 01:27:44 PM PST 24 414698235 ps
T437 /workspace/coverage/default/34.sram_ctrl_bijection.2293783399 Jan 10 01:28:19 PM PST 24 Jan 10 01:54:43 PM PST 24 88817668568 ps
T438 /workspace/coverage/default/28.sram_ctrl_partial_access.2943348523 Jan 10 01:28:16 PM PST 24 Jan 10 01:29:14 PM PST 24 766362396 ps
T439 /workspace/coverage/default/25.sram_ctrl_ram_cfg.154316946 Jan 10 01:26:57 PM PST 24 Jan 10 01:27:22 PM PST 24 1429601535 ps
T440 /workspace/coverage/default/43.sram_ctrl_mem_partial_access.40326232 Jan 10 01:28:34 PM PST 24 Jan 10 01:30:29 PM PST 24 2646844669 ps
T441 /workspace/coverage/default/35.sram_ctrl_lc_escalation.3770862547 Jan 10 01:27:58 PM PST 24 Jan 10 01:29:46 PM PST 24 5897749510 ps
T442 /workspace/coverage/default/11.sram_ctrl_stress_all.898578081 Jan 10 01:26:57 PM PST 24 Jan 10 01:59:38 PM PST 24 20682175548 ps
T443 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.1792983028 Jan 10 01:28:10 PM PST 24 Jan 10 02:45:15 PM PST 24 1306795085 ps
T444 /workspace/coverage/default/46.sram_ctrl_partial_access_b2b.1315834746 Jan 10 01:28:52 PM PST 24 Jan 10 01:37:14 PM PST 24 19144611435 ps
T445 /workspace/coverage/default/41.sram_ctrl_ram_cfg.3903638897 Jan 10 01:28:17 PM PST 24 Jan 10 01:29:20 PM PST 24 1354286103 ps
T446 /workspace/coverage/default/25.sram_ctrl_executable.2888687693 Jan 10 01:27:16 PM PST 24 Jan 10 01:55:01 PM PST 24 34231875822 ps
T447 /workspace/coverage/default/39.sram_ctrl_lc_escalation.1206059087 Jan 10 01:28:00 PM PST 24 Jan 10 01:30:13 PM PST 24 23775494219 ps
T448 /workspace/coverage/default/17.sram_ctrl_stress_pipeline.1697849540 Jan 10 01:27:09 PM PST 24 Jan 10 01:33:04 PM PST 24 4754376268 ps
T449 /workspace/coverage/default/0.sram_ctrl_executable.2234963229 Jan 10 01:26:12 PM PST 24 Jan 10 01:38:32 PM PST 24 46875525505 ps
T450 /workspace/coverage/default/31.sram_ctrl_multiple_keys.448534120 Jan 10 01:28:12 PM PST 24 Jan 10 01:53:08 PM PST 24 24896864522 ps
T451 /workspace/coverage/default/43.sram_ctrl_ram_cfg.780308844 Jan 10 01:28:42 PM PST 24 Jan 10 01:29:29 PM PST 24 700165897 ps
T452 /workspace/coverage/default/36.sram_ctrl_bijection.3160387715 Jan 10 01:27:58 PM PST 24 Jan 10 01:54:34 PM PST 24 85243455989 ps
T453 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.3257247073 Jan 10 01:26:58 PM PST 24 Jan 10 01:28:21 PM PST 24 5279529717 ps
T454 /workspace/coverage/default/8.sram_ctrl_mem_walk.2891767920 Jan 10 01:26:37 PM PST 24 Jan 10 01:29:29 PM PST 24 9988874719 ps
T455 /workspace/coverage/default/17.sram_ctrl_multiple_keys.4192754151 Jan 10 01:27:00 PM PST 24 Jan 10 01:36:07 PM PST 24 14013954273 ps
T456 /workspace/coverage/default/21.sram_ctrl_ram_cfg.3462375127 Jan 10 01:26:57 PM PST 24 Jan 10 01:27:22 PM PST 24 1301522967 ps
T457 /workspace/coverage/default/37.sram_ctrl_regwen.366434596 Jan 10 01:28:17 PM PST 24 Jan 10 01:30:24 PM PST 24 2508373328 ps
T458 /workspace/coverage/default/45.sram_ctrl_mem_partial_access.2889284011 Jan 10 01:28:16 PM PST 24 Jan 10 01:30:20 PM PST 24 9361070012 ps
T459 /workspace/coverage/default/27.sram_ctrl_bijection.1076457862 Jan 10 01:27:30 PM PST 24 Jan 10 01:38:35 PM PST 24 173771567455 ps
T460 /workspace/coverage/default/47.sram_ctrl_access_during_key_req.1770501024 Jan 10 01:30:42 PM PST 24 Jan 10 01:52:52 PM PST 24 38635538945 ps
T461 /workspace/coverage/default/29.sram_ctrl_stress_pipeline.217131859 Jan 10 01:28:41 PM PST 24 Jan 10 01:34:44 PM PST 24 25988668738 ps
T462 /workspace/coverage/default/12.sram_ctrl_executable.983433600 Jan 10 01:26:57 PM PST 24 Jan 10 01:42:15 PM PST 24 49015383977 ps
T463 /workspace/coverage/default/40.sram_ctrl_lc_escalation.824136267 Jan 10 01:28:09 PM PST 24 Jan 10 01:35:03 PM PST 24 42538342549 ps
T464 /workspace/coverage/default/41.sram_ctrl_max_throughput.1076115578 Jan 10 01:28:11 PM PST 24 Jan 10 01:29:50 PM PST 24 2834178931 ps
T465 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.345219656 Jan 10 01:31:00 PM PST 24 Jan 10 01:32:19 PM PST 24 4734488705 ps
T466 /workspace/coverage/default/36.sram_ctrl_regwen.2131013866 Jan 10 01:28:11 PM PST 24 Jan 10 01:32:20 PM PST 24 6058547212 ps
T467 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.4040513980 Jan 10 01:26:44 PM PST 24 Jan 10 01:34:54 PM PST 24 79349228817 ps
T468 /workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.886142283 Jan 10 01:28:53 PM PST 24 Jan 10 02:05:13 PM PST 24 1182928793 ps
T469 /workspace/coverage/default/8.sram_ctrl_smoke.1808318382 Jan 10 01:26:27 PM PST 24 Jan 10 01:27:06 PM PST 24 4441281479 ps
T470 /workspace/coverage/default/40.sram_ctrl_regwen.3717264159 Jan 10 01:27:59 PM PST 24 Jan 10 01:38:53 PM PST 24 9013390027 ps
T471 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.1305413258 Jan 10 01:26:04 PM PST 24 Jan 10 02:48:32 PM PST 24 4231653741 ps
T472 /workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.2942277473 Jan 10 01:26:51 PM PST 24 Jan 10 02:20:40 PM PST 24 230657863 ps
T473 /workspace/coverage/default/21.sram_ctrl_smoke.3371078670 Jan 10 01:27:10 PM PST 24 Jan 10 01:28:03 PM PST 24 5550170768 ps
T474 /workspace/coverage/default/28.sram_ctrl_smoke.51483832 Jan 10 01:28:13 PM PST 24 Jan 10 01:29:18 PM PST 24 3914554949 ps
T475 /workspace/coverage/default/29.sram_ctrl_ram_cfg.2221937022 Jan 10 01:27:41 PM PST 24 Jan 10 01:28:22 PM PST 24 358509517 ps
T476 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.1980828383 Jan 10 01:26:42 PM PST 24 Jan 10 01:29:12 PM PST 24 6425930120 ps
T477 /workspace/coverage/default/4.sram_ctrl_stress_all.2849024540 Jan 10 01:26:34 PM PST 24 Jan 10 03:31:41 PM PST 24 260651934719 ps
T478 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.3297612932 Jan 10 01:28:12 PM PST 24 Jan 10 01:35:17 PM PST 24 5027450811 ps
T479 /workspace/coverage/default/40.sram_ctrl_smoke.2155238110 Jan 10 01:28:10 PM PST 24 Jan 10 01:31:16 PM PST 24 1348722013 ps
T480 /workspace/coverage/default/44.sram_ctrl_mem_walk.3948499146 Jan 10 01:28:14 PM PST 24 Jan 10 01:31:26 PM PST 24 7176698865 ps
T481 /workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.740377890 Jan 10 01:27:00 PM PST 24 Jan 10 02:22:31 PM PST 24 2283504615 ps
T482 /workspace/coverage/default/49.sram_ctrl_ram_cfg.1860474506 Jan 10 01:31:01 PM PST 24 Jan 10 01:31:11 PM PST 24 377109209 ps
T483 /workspace/coverage/default/6.sram_ctrl_multiple_keys.1797652454 Jan 10 01:26:24 PM PST 24 Jan 10 01:40:52 PM PST 24 8397425930 ps
T484 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.597639100 Jan 10 01:27:47 PM PST 24 Jan 10 02:12:11 PM PST 24 1329667813 ps
T485 /workspace/coverage/default/42.sram_ctrl_ram_cfg.888935740 Jan 10 01:28:11 PM PST 24 Jan 10 01:29:16 PM PST 24 1360510419 ps
T486 /workspace/coverage/default/26.sram_ctrl_smoke.2123785776 Jan 10 01:27:16 PM PST 24 Jan 10 01:27:54 PM PST 24 814386660 ps
T487 /workspace/coverage/default/13.sram_ctrl_regwen.2395359871 Jan 10 01:26:46 PM PST 24 Jan 10 01:52:35 PM PST 24 17014160649 ps
T488 /workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.1010595551 Jan 10 01:26:31 PM PST 24 Jan 10 02:55:44 PM PST 24 694787648 ps
T489 /workspace/coverage/default/5.sram_ctrl_regwen.372010396 Jan 10 01:26:27 PM PST 24 Jan 10 01:29:37 PM PST 24 14560021447 ps
T490 /workspace/coverage/default/48.sram_ctrl_smoke.2898205234 Jan 10 01:30:42 PM PST 24 Jan 10 01:31:04 PM PST 24 851745175 ps
T491 /workspace/coverage/default/49.sram_ctrl_max_throughput.1913624795 Jan 10 01:31:00 PM PST 24 Jan 10 01:33:51 PM PST 24 5871481861 ps
T492 /workspace/coverage/default/43.sram_ctrl_max_throughput.2173464199 Jan 10 01:28:18 PM PST 24 Jan 10 01:29:38 PM PST 24 2778120961 ps
T493 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.3579837468 Jan 10 01:28:17 PM PST 24 Jan 10 01:30:21 PM PST 24 992997648 ps
T494 /workspace/coverage/default/0.sram_ctrl_multiple_keys.3705088888 Jan 10 01:26:05 PM PST 24 Jan 10 01:42:31 PM PST 24 21388182157 ps
T495 /workspace/coverage/default/43.sram_ctrl_multiple_keys.3729458226 Jan 10 01:28:19 PM PST 24 Jan 10 01:37:20 PM PST 24 6465522261 ps
T496 /workspace/coverage/default/20.sram_ctrl_mem_walk.3739684722 Jan 10 01:27:11 PM PST 24 Jan 10 01:31:35 PM PST 24 30313352663 ps
T497 /workspace/coverage/default/45.sram_ctrl_stress_all.1205329105 Jan 10 01:29:01 PM PST 24 Jan 10 02:29:44 PM PST 24 198371002135 ps
T498 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.3438380449 Jan 10 01:26:34 PM PST 24 Jan 10 02:57:12 PM PST 24 730840301 ps
T499 /workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.1878237785 Jan 10 01:28:56 PM PST 24 Jan 10 01:29:54 PM PST 24 1439691123 ps
T500 /workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.3868303566 Jan 10 01:27:02 PM PST 24 Jan 10 02:00:16 PM PST 24 471912070 ps
T501 /workspace/coverage/default/20.sram_ctrl_max_throughput.1424384424 Jan 10 01:27:01 PM PST 24 Jan 10 01:27:45 PM PST 24 1373322931 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%