Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.41 100.00 97.91 100.00 100.00 99.72 99.70 98.52


Total test records in report: 1035
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T307 /workspace/coverage/default/24.sram_ctrl_mem_walk.2535954327 Mar 19 02:25:53 PM PDT 24 Mar 19 02:30:00 PM PDT 24 4067491576 ps
T308 /workspace/coverage/default/21.sram_ctrl_partial_access.93410434 Mar 19 02:25:04 PM PDT 24 Mar 19 02:25:32 PM PDT 24 454587745 ps
T309 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.1584574472 Mar 19 02:25:07 PM PDT 24 Mar 19 02:30:36 PM PDT 24 4319924012 ps
T310 /workspace/coverage/default/0.sram_ctrl_regwen.1182135342 Mar 19 02:21:45 PM PDT 24 Mar 19 02:31:34 PM PDT 24 8695215513 ps
T311 /workspace/coverage/default/28.sram_ctrl_regwen.1653787523 Mar 19 02:27:07 PM PDT 24 Mar 19 02:35:47 PM PDT 24 41415012502 ps
T312 /workspace/coverage/default/34.sram_ctrl_smoke.2141289925 Mar 19 02:28:36 PM PDT 24 Mar 19 02:29:23 PM PDT 24 758578214 ps
T313 /workspace/coverage/default/26.sram_ctrl_multiple_keys.4059947642 Mar 19 02:26:24 PM PDT 24 Mar 19 02:48:20 PM PDT 24 19891788111 ps
T314 /workspace/coverage/default/34.sram_ctrl_regwen.3847324821 Mar 19 02:28:49 PM PDT 24 Mar 19 02:41:07 PM PDT 24 68233585596 ps
T315 /workspace/coverage/default/28.sram_ctrl_executable.1700957446 Mar 19 02:27:08 PM PDT 24 Mar 19 02:41:24 PM PDT 24 15180988440 ps
T316 /workspace/coverage/default/47.sram_ctrl_lc_escalation.3071066101 Mar 19 02:32:11 PM PDT 24 Mar 19 02:33:06 PM PDT 24 9198265319 ps
T317 /workspace/coverage/default/17.sram_ctrl_alert_test.255207171 Mar 19 02:24:48 PM PDT 24 Mar 19 02:24:49 PM PDT 24 30771887 ps
T318 /workspace/coverage/default/13.sram_ctrl_smoke.1592657887 Mar 19 02:23:18 PM PDT 24 Mar 19 02:23:29 PM PDT 24 8186838007 ps
T319 /workspace/coverage/default/21.sram_ctrl_partial_access_b2b.2277854428 Mar 19 02:25:10 PM PDT 24 Mar 19 02:32:45 PM PDT 24 283561772387 ps
T320 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.1276107027 Mar 19 02:22:08 PM PDT 24 Mar 19 02:23:52 PM PDT 24 3212160876 ps
T321 /workspace/coverage/default/29.sram_ctrl_stress_all.111666790 Mar 19 02:27:17 PM PDT 24 Mar 19 03:38:05 PM PDT 24 577962729643 ps
T322 /workspace/coverage/default/48.sram_ctrl_access_during_key_req.422635602 Mar 19 02:32:21 PM PDT 24 Mar 19 02:57:05 PM PDT 24 18424204460 ps
T323 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.2241752272 Mar 19 02:25:03 PM PDT 24 Mar 19 02:26:18 PM PDT 24 9378066583 ps
T324 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.4127538578 Mar 19 02:30:32 PM PDT 24 Mar 19 02:31:42 PM PDT 24 2956364150 ps
T325 /workspace/coverage/default/4.sram_ctrl_partial_access.4159731703 Mar 19 02:22:09 PM PDT 24 Mar 19 02:22:29 PM PDT 24 758638966 ps
T326 /workspace/coverage/default/46.sram_ctrl_regwen.2465078218 Mar 19 02:31:47 PM PDT 24 Mar 19 02:33:55 PM PDT 24 13983397025 ps
T327 /workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.3118819060 Mar 19 02:25:05 PM PDT 24 Mar 19 02:26:06 PM PDT 24 4594758963 ps
T328 /workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.2119377212 Mar 19 02:26:54 PM PDT 24 Mar 19 02:27:04 PM PDT 24 327586241 ps
T329 /workspace/coverage/default/28.sram_ctrl_partial_access_b2b.3705793929 Mar 19 02:27:09 PM PDT 24 Mar 19 02:32:55 PM PDT 24 30782126941 ps
T330 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.168757883 Mar 19 02:23:34 PM PDT 24 Mar 19 02:24:57 PM PDT 24 2450712508 ps
T331 /workspace/coverage/default/26.sram_ctrl_stress_all.2091628691 Mar 19 02:26:34 PM PDT 24 Mar 19 02:50:44 PM PDT 24 41226372421 ps
T332 /workspace/coverage/default/34.sram_ctrl_mem_partial_access.3307140360 Mar 19 02:28:50 PM PDT 24 Mar 19 02:30:04 PM PDT 24 2980484047 ps
T333 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.2940570707 Mar 19 02:25:03 PM PDT 24 Mar 19 02:51:16 PM PDT 24 83205455205 ps
T334 /workspace/coverage/default/37.sram_ctrl_smoke.1071641010 Mar 19 02:29:29 PM PDT 24 Mar 19 02:29:36 PM PDT 24 419627314 ps
T335 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.2136619961 Mar 19 02:25:59 PM PDT 24 Mar 19 02:31:32 PM PDT 24 18359771964 ps
T336 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.3054268973 Mar 19 02:22:25 PM PDT 24 Mar 19 02:30:00 PM PDT 24 99871118895 ps
T337 /workspace/coverage/default/14.sram_ctrl_executable.642305916 Mar 19 02:23:34 PM PDT 24 Mar 19 02:45:18 PM PDT 24 70020868970 ps
T338 /workspace/coverage/default/27.sram_ctrl_stress_all.3800082322 Mar 19 02:26:56 PM PDT 24 Mar 19 03:12:12 PM PDT 24 49521387395 ps
T339 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.3543089254 Mar 19 02:28:37 PM PDT 24 Mar 19 02:31:51 PM PDT 24 16461760996 ps
T340 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.3517305851 Mar 19 02:23:58 PM PDT 24 Mar 19 02:27:28 PM PDT 24 82330728577 ps
T341 /workspace/coverage/default/23.sram_ctrl_lc_escalation.4215754292 Mar 19 02:25:37 PM PDT 24 Mar 19 02:26:58 PM PDT 24 15204477954 ps
T342 /workspace/coverage/default/33.sram_ctrl_ram_cfg.2817064741 Mar 19 02:28:26 PM PDT 24 Mar 19 02:28:31 PM PDT 24 3707436990 ps
T343 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.4027592183 Mar 19 02:27:19 PM PDT 24 Mar 19 02:44:23 PM PDT 24 12522159640 ps
T344 /workspace/coverage/default/6.sram_ctrl_regwen.135410609 Mar 19 02:22:19 PM PDT 24 Mar 19 02:44:35 PM PDT 24 19322788769 ps
T345 /workspace/coverage/default/37.sram_ctrl_ram_cfg.1238931271 Mar 19 02:29:33 PM PDT 24 Mar 19 02:29:37 PM PDT 24 414105028 ps
T106 /workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.261419018 Mar 19 02:22:09 PM PDT 24 Mar 19 02:22:22 PM PDT 24 806312564 ps
T346 /workspace/coverage/default/14.sram_ctrl_lc_escalation.163287920 Mar 19 02:23:27 PM PDT 24 Mar 19 02:24:11 PM PDT 24 12170714509 ps
T347 /workspace/coverage/default/48.sram_ctrl_partial_access.3212665819 Mar 19 02:32:19 PM PDT 24 Mar 19 02:32:34 PM PDT 24 850965756 ps
T348 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.1279996845 Mar 19 02:24:57 PM PDT 24 Mar 19 02:29:01 PM PDT 24 19954448936 ps
T349 /workspace/coverage/default/14.sram_ctrl_multiple_keys.2857568008 Mar 19 02:23:26 PM PDT 24 Mar 19 02:43:53 PM PDT 24 49195320038 ps
T350 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.2076444858 Mar 19 02:27:18 PM PDT 24 Mar 19 02:29:48 PM PDT 24 4555351707 ps
T351 /workspace/coverage/default/28.sram_ctrl_mem_partial_access.292798741 Mar 19 02:27:07 PM PDT 24 Mar 19 02:29:36 PM PDT 24 3228681831 ps
T352 /workspace/coverage/default/37.sram_ctrl_max_throughput.2777171923 Mar 19 02:29:35 PM PDT 24 Mar 19 02:30:07 PM PDT 24 3906889640 ps
T353 /workspace/coverage/default/44.sram_ctrl_multiple_keys.1840189894 Mar 19 02:31:04 PM PDT 24 Mar 19 02:33:32 PM PDT 24 11110357034 ps
T354 /workspace/coverage/default/39.sram_ctrl_bijection.2870283842 Mar 19 02:29:51 PM PDT 24 Mar 19 02:48:19 PM PDT 24 56750165380 ps
T355 /workspace/coverage/default/22.sram_ctrl_ram_cfg.380108143 Mar 19 02:25:32 PM PDT 24 Mar 19 02:25:36 PM PDT 24 1341531588 ps
T356 /workspace/coverage/default/2.sram_ctrl_partial_access.1499311751 Mar 19 02:21:59 PM PDT 24 Mar 19 02:22:22 PM PDT 24 4340800974 ps
T357 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.3612539258 Mar 19 02:32:04 PM PDT 24 Mar 19 02:33:05 PM PDT 24 742400885 ps
T358 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.2974820756 Mar 19 02:23:42 PM PDT 24 Mar 19 02:25:20 PM PDT 24 1540076279 ps
T359 /workspace/coverage/default/42.sram_ctrl_ram_cfg.2247602046 Mar 19 02:30:47 PM PDT 24 Mar 19 02:30:52 PM PDT 24 368267177 ps
T360 /workspace/coverage/default/11.sram_ctrl_stress_pipeline.1734482871 Mar 19 02:23:00 PM PDT 24 Mar 19 02:26:30 PM PDT 24 2677851550 ps
T361 /workspace/coverage/default/42.sram_ctrl_partial_access_b2b.3823613348 Mar 19 02:30:38 PM PDT 24 Mar 19 02:35:44 PM PDT 24 12766011717 ps
T362 /workspace/coverage/default/43.sram_ctrl_max_throughput.3242792959 Mar 19 02:30:53 PM PDT 24 Mar 19 02:31:39 PM PDT 24 1483965876 ps
T363 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.4025165885 Mar 19 02:26:08 PM PDT 24 Mar 19 02:37:00 PM PDT 24 20930793916 ps
T364 /workspace/coverage/default/23.sram_ctrl_bijection.1280687218 Mar 19 02:25:36 PM PDT 24 Mar 19 02:57:07 PM PDT 24 265652258731 ps
T365 /workspace/coverage/default/39.sram_ctrl_regwen.3043892046 Mar 19 02:30:00 PM PDT 24 Mar 19 02:41:28 PM PDT 24 6852508023 ps
T366 /workspace/coverage/default/41.sram_ctrl_multiple_keys.4055189820 Mar 19 02:30:23 PM PDT 24 Mar 19 02:45:58 PM PDT 24 56140215883 ps
T367 /workspace/coverage/default/45.sram_ctrl_lc_escalation.3557943449 Mar 19 02:31:23 PM PDT 24 Mar 19 02:31:51 PM PDT 24 7148591215 ps
T368 /workspace/coverage/default/42.sram_ctrl_mem_walk.2778537953 Mar 19 02:30:50 PM PDT 24 Mar 19 02:35:48 PM PDT 24 82669358874 ps
T369 /workspace/coverage/default/0.sram_ctrl_ram_cfg.3454509082 Mar 19 02:21:45 PM PDT 24 Mar 19 02:21:48 PM PDT 24 347319691 ps
T107 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.96161793 Mar 19 02:31:55 PM PDT 24 Mar 19 02:32:31 PM PDT 24 16595066834 ps
T370 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.911668082 Mar 19 02:24:49 PM PDT 24 Mar 19 02:24:56 PM PDT 24 2792998586 ps
T371 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.3390649932 Mar 19 02:30:24 PM PDT 24 Mar 19 02:36:29 PM PDT 24 8981199255 ps
T372 /workspace/coverage/default/0.sram_ctrl_bijection.1585090850 Mar 19 02:21:30 PM PDT 24 Mar 19 02:55:47 PM PDT 24 384102835091 ps
T373 /workspace/coverage/default/5.sram_ctrl_partial_access_b2b.1178665467 Mar 19 02:22:09 PM PDT 24 Mar 19 02:29:20 PM PDT 24 70473604137 ps
T374 /workspace/coverage/default/32.sram_ctrl_executable.1411420206 Mar 19 02:28:07 PM PDT 24 Mar 19 02:58:43 PM PDT 24 17697982787 ps
T375 /workspace/coverage/default/12.sram_ctrl_stress_all.1996094421 Mar 19 02:23:18 PM PDT 24 Mar 19 03:55:14 PM PDT 24 198761534581 ps
T376 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.3130054776 Mar 19 02:25:07 PM PDT 24 Mar 19 02:38:51 PM PDT 24 130091123778 ps
T377 /workspace/coverage/default/22.sram_ctrl_stress_pipeline.4018408595 Mar 19 02:25:29 PM PDT 24 Mar 19 02:29:24 PM PDT 24 11642995359 ps
T378 /workspace/coverage/default/36.sram_ctrl_stress_pipeline.3949076368 Mar 19 02:29:14 PM PDT 24 Mar 19 02:31:44 PM PDT 24 12198703398 ps
T379 /workspace/coverage/default/5.sram_ctrl_ram_cfg.3707667801 Mar 19 02:22:09 PM PDT 24 Mar 19 02:22:14 PM PDT 24 681972153 ps
T380 /workspace/coverage/default/24.sram_ctrl_bijection.2607647016 Mar 19 02:25:46 PM PDT 24 Mar 19 02:35:01 PM PDT 24 24236545935 ps
T381 /workspace/coverage/default/37.sram_ctrl_access_during_key_req.3601791224 Mar 19 02:29:33 PM PDT 24 Mar 19 02:50:33 PM PDT 24 23190626434 ps
T382 /workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.1982669740 Mar 19 02:22:23 PM PDT 24 Mar 19 02:22:33 PM PDT 24 3323768444 ps
T383 /workspace/coverage/default/7.sram_ctrl_regwen.2492691008 Mar 19 02:22:29 PM PDT 24 Mar 19 02:41:22 PM PDT 24 19887924575 ps
T384 /workspace/coverage/default/1.sram_ctrl_executable.3238632648 Mar 19 02:21:46 PM PDT 24 Mar 19 02:35:55 PM PDT 24 27759393968 ps
T385 /workspace/coverage/default/6.sram_ctrl_mem_walk.2542418153 Mar 19 02:22:19 PM PDT 24 Mar 19 02:28:34 PM PDT 24 229428639471 ps
T386 /workspace/coverage/default/20.sram_ctrl_executable.3002915987 Mar 19 02:25:09 PM PDT 24 Mar 19 02:39:35 PM PDT 24 26104275586 ps
T387 /workspace/coverage/default/17.sram_ctrl_multiple_keys.2097066909 Mar 19 02:24:14 PM PDT 24 Mar 19 02:41:26 PM PDT 24 15971580744 ps
T388 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.3645214877 Mar 19 02:32:39 PM PDT 24 Mar 19 02:33:54 PM PDT 24 2755601455 ps
T389 /workspace/coverage/default/12.sram_ctrl_mem_walk.2074951030 Mar 19 02:23:17 PM PDT 24 Mar 19 02:28:31 PM PDT 24 86010093086 ps
T390 /workspace/coverage/default/22.sram_ctrl_multiple_keys.2583911570 Mar 19 02:25:24 PM PDT 24 Mar 19 02:41:44 PM PDT 24 116952006566 ps
T391 /workspace/coverage/default/30.sram_ctrl_mem_walk.2451913580 Mar 19 02:27:26 PM PDT 24 Mar 19 02:29:30 PM PDT 24 7314993179 ps
T392 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.2396027937 Mar 19 02:24:56 PM PDT 24 Mar 19 02:28:14 PM PDT 24 2919305417 ps
T393 /workspace/coverage/default/28.sram_ctrl_ram_cfg.1246313383 Mar 19 02:27:07 PM PDT 24 Mar 19 02:27:11 PM PDT 24 351506067 ps
T394 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.1171793067 Mar 19 02:22:54 PM PDT 24 Mar 19 02:27:08 PM PDT 24 6794275340 ps
T395 /workspace/coverage/default/41.sram_ctrl_executable.1400090055 Mar 19 02:30:31 PM PDT 24 Mar 19 02:46:02 PM PDT 24 28657916020 ps
T396 /workspace/coverage/default/4.sram_ctrl_bijection.2301206479 Mar 19 02:22:11 PM PDT 24 Mar 19 02:34:37 PM PDT 24 33786399849 ps
T397 /workspace/coverage/default/15.sram_ctrl_regwen.2433882972 Mar 19 02:23:52 PM PDT 24 Mar 19 02:29:25 PM PDT 24 1712553606 ps
T398 /workspace/coverage/default/42.sram_ctrl_regwen.3773083689 Mar 19 02:30:45 PM PDT 24 Mar 19 03:01:02 PM PDT 24 22235322267 ps
T399 /workspace/coverage/default/7.sram_ctrl_bijection.1810660719 Mar 19 02:22:19 PM PDT 24 Mar 19 02:47:41 PM PDT 24 528249018368 ps
T400 /workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.458926437 Mar 19 02:21:46 PM PDT 24 Mar 19 02:22:14 PM PDT 24 1495993573 ps
T401 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.2650998722 Mar 19 02:22:03 PM PDT 24 Mar 19 02:24:07 PM PDT 24 9931238970 ps
T402 /workspace/coverage/default/36.sram_ctrl_executable.3017588618 Mar 19 02:29:17 PM PDT 24 Mar 19 02:33:55 PM PDT 24 4512632513 ps
T403 /workspace/coverage/default/20.sram_ctrl_partial_access.692281903 Mar 19 02:25:02 PM PDT 24 Mar 19 02:25:11 PM PDT 24 1557962390 ps
T404 /workspace/coverage/default/36.sram_ctrl_stress_all.2443298032 Mar 19 02:29:28 PM PDT 24 Mar 19 03:39:59 PM PDT 24 138568053779 ps
T405 /workspace/coverage/default/8.sram_ctrl_partial_access_b2b.1537593560 Mar 19 02:22:30 PM PDT 24 Mar 19 02:26:08 PM PDT 24 4367797967 ps
T406 /workspace/coverage/default/15.sram_ctrl_multiple_keys.3932525917 Mar 19 02:23:43 PM PDT 24 Mar 19 02:34:50 PM PDT 24 34412305212 ps
T407 /workspace/coverage/default/35.sram_ctrl_lc_escalation.3353787875 Mar 19 02:28:59 PM PDT 24 Mar 19 02:29:57 PM PDT 24 56818309731 ps
T408 /workspace/coverage/default/7.sram_ctrl_max_throughput.620932833 Mar 19 02:22:19 PM PDT 24 Mar 19 02:22:24 PM PDT 24 719341051 ps
T409 /workspace/coverage/default/17.sram_ctrl_max_throughput.1563019044 Mar 19 02:24:13 PM PDT 24 Mar 19 02:27:08 PM PDT 24 4235426244 ps
T410 /workspace/coverage/default/48.sram_ctrl_alert_test.3747348751 Mar 19 02:32:25 PM PDT 24 Mar 19 02:32:26 PM PDT 24 13644678 ps
T411 /workspace/coverage/default/34.sram_ctrl_partial_access.1938538810 Mar 19 02:28:38 PM PDT 24 Mar 19 02:29:01 PM PDT 24 1471762376 ps
T412 /workspace/coverage/default/36.sram_ctrl_alert_test.1184219503 Mar 19 02:29:23 PM PDT 24 Mar 19 02:29:24 PM PDT 24 14873657 ps
T413 /workspace/coverage/default/16.sram_ctrl_multiple_keys.2501685966 Mar 19 02:23:58 PM PDT 24 Mar 19 02:40:17 PM PDT 24 23645267392 ps
T414 /workspace/coverage/default/26.sram_ctrl_ram_cfg.4059582251 Mar 19 02:26:36 PM PDT 24 Mar 19 02:26:39 PM PDT 24 1299041441 ps
T415 /workspace/coverage/default/43.sram_ctrl_smoke.2960360250 Mar 19 02:30:49 PM PDT 24 Mar 19 02:32:11 PM PDT 24 8031284368 ps
T416 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.524694968 Mar 19 02:30:54 PM PDT 24 Mar 19 02:32:27 PM PDT 24 5387940254 ps
T417 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.2370188402 Mar 19 02:25:37 PM PDT 24 Mar 19 02:27:19 PM PDT 24 3738806082 ps
T418 /workspace/coverage/default/37.sram_ctrl_mem_walk.693444722 Mar 19 02:29:33 PM PDT 24 Mar 19 02:31:41 PM PDT 24 2040533491 ps
T419 /workspace/coverage/default/34.sram_ctrl_stress_all.2436823874 Mar 19 02:28:50 PM PDT 24 Mar 19 03:35:35 PM PDT 24 237982995118 ps
T420 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.3075254838 Mar 19 02:27:56 PM PDT 24 Mar 19 02:29:09 PM PDT 24 4324540741 ps
T421 /workspace/coverage/default/38.sram_ctrl_partial_access.1398411128 Mar 19 02:29:42 PM PDT 24 Mar 19 02:30:07 PM PDT 24 2947629577 ps
T422 /workspace/coverage/default/10.sram_ctrl_smoke.2805775016 Mar 19 02:22:52 PM PDT 24 Mar 19 02:23:06 PM PDT 24 3073444425 ps
T423 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.1020733537 Mar 19 02:30:06 PM PDT 24 Mar 19 02:32:06 PM PDT 24 1475842626 ps
T424 /workspace/coverage/default/24.sram_ctrl_max_throughput.2050943538 Mar 19 02:25:50 PM PDT 24 Mar 19 02:27:41 PM PDT 24 768248137 ps
T425 /workspace/coverage/default/42.sram_ctrl_lc_escalation.3560621386 Mar 19 02:30:41 PM PDT 24 Mar 19 02:31:46 PM PDT 24 10337311436 ps
T426 /workspace/coverage/default/32.sram_ctrl_bijection.14440795 Mar 19 02:27:56 PM PDT 24 Mar 19 02:41:23 PM PDT 24 324349367154 ps
T427 /workspace/coverage/default/21.sram_ctrl_ram_cfg.659023292 Mar 19 02:25:25 PM PDT 24 Mar 19 02:25:28 PM PDT 24 359292307 ps
T428 /workspace/coverage/default/0.sram_ctrl_stress_all.1458426018 Mar 19 02:21:46 PM PDT 24 Mar 19 03:36:44 PM PDT 24 631598091535 ps
T429 /workspace/coverage/default/25.sram_ctrl_smoke.1055941248 Mar 19 02:26:00 PM PDT 24 Mar 19 02:26:17 PM PDT 24 3900165784 ps
T430 /workspace/coverage/default/16.sram_ctrl_regwen.22421277 Mar 19 02:24:06 PM PDT 24 Mar 19 02:24:18 PM PDT 24 5165505366 ps
T431 /workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.3782447 Mar 19 02:22:42 PM PDT 24 Mar 19 02:23:30 PM PDT 24 10408782599 ps
T432 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.463224838 Mar 19 02:23:08 PM PDT 24 Mar 19 02:26:07 PM PDT 24 6310364031 ps
T433 /workspace/coverage/default/19.sram_ctrl_smoke.1262145730 Mar 19 02:24:57 PM PDT 24 Mar 19 02:25:12 PM PDT 24 3288265871 ps
T434 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.3800131667 Mar 19 02:22:41 PM PDT 24 Mar 19 02:23:50 PM PDT 24 1079616275 ps
T435 /workspace/coverage/default/22.sram_ctrl_partial_access_b2b.1483184564 Mar 19 02:25:29 PM PDT 24 Mar 19 02:30:59 PM PDT 24 53046254324 ps
T436 /workspace/coverage/default/44.sram_ctrl_smoke.792556234 Mar 19 02:31:05 PM PDT 24 Mar 19 02:31:26 PM PDT 24 1985700582 ps
T437 /workspace/coverage/default/31.sram_ctrl_lc_escalation.2101442583 Mar 19 02:27:47 PM PDT 24 Mar 19 02:29:27 PM PDT 24 56715054330 ps
T438 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.2743760532 Mar 19 02:23:09 PM PDT 24 Mar 19 02:23:29 PM PDT 24 6313383165 ps
T439 /workspace/coverage/default/29.sram_ctrl_multiple_keys.375508314 Mar 19 02:27:09 PM PDT 24 Mar 19 02:49:27 PM PDT 24 12006423174 ps
T440 /workspace/coverage/default/3.sram_ctrl_access_during_key_req.570378176 Mar 19 02:21:59 PM PDT 24 Mar 19 02:35:05 PM PDT 24 10874183472 ps
T441 /workspace/coverage/default/8.sram_ctrl_lc_escalation.2920757083 Mar 19 02:22:38 PM PDT 24 Mar 19 02:23:37 PM PDT 24 20394376919 ps
T442 /workspace/coverage/default/40.sram_ctrl_stress_all.2549868957 Mar 19 02:30:22 PM PDT 24 Mar 19 02:47:26 PM PDT 24 18727117929 ps
T443 /workspace/coverage/default/3.sram_ctrl_executable.1802818939 Mar 19 02:21:58 PM PDT 24 Mar 19 02:22:30 PM PDT 24 2173044514 ps
T444 /workspace/coverage/default/6.sram_ctrl_access_during_key_req.284928758 Mar 19 02:22:21 PM PDT 24 Mar 19 02:26:24 PM PDT 24 26280376069 ps
T445 /workspace/coverage/default/25.sram_ctrl_multiple_keys.4103200679 Mar 19 02:26:04 PM PDT 24 Mar 19 02:41:33 PM PDT 24 16876348220 ps
T446 /workspace/coverage/default/12.sram_ctrl_multiple_keys.2780203725 Mar 19 02:23:11 PM PDT 24 Mar 19 02:24:07 PM PDT 24 7641893589 ps
T447 /workspace/coverage/default/17.sram_ctrl_partial_access_b2b.105167930 Mar 19 02:24:14 PM PDT 24 Mar 19 02:29:09 PM PDT 24 5956135054 ps
T448 /workspace/coverage/default/4.sram_ctrl_access_during_key_req.124460199 Mar 19 02:22:17 PM PDT 24 Mar 19 02:40:35 PM PDT 24 30494054537 ps
T449 /workspace/coverage/default/3.sram_ctrl_alert_test.3066745082 Mar 19 02:22:02 PM PDT 24 Mar 19 02:22:02 PM PDT 24 39285595 ps
T450 /workspace/coverage/default/3.sram_ctrl_max_throughput.998514010 Mar 19 02:21:59 PM PDT 24 Mar 19 02:22:47 PM PDT 24 8993123245 ps
T451 /workspace/coverage/default/45.sram_ctrl_regwen.1937401027 Mar 19 02:31:32 PM PDT 24 Mar 19 02:58:57 PM PDT 24 23062447166 ps
T452 /workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.3848059722 Mar 19 02:27:47 PM PDT 24 Mar 19 02:30:33 PM PDT 24 1987877202 ps
T453 /workspace/coverage/default/34.sram_ctrl_executable.1249370484 Mar 19 02:28:49 PM PDT 24 Mar 19 02:59:42 PM PDT 24 26557869861 ps
T454 /workspace/coverage/default/42.sram_ctrl_multiple_keys.2307410445 Mar 19 02:30:38 PM PDT 24 Mar 19 02:33:45 PM PDT 24 15224107063 ps
T108 /workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.2210040577 Mar 19 02:29:52 PM PDT 24 Mar 19 02:30:26 PM PDT 24 12901186144 ps
T455 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.119940891 Mar 19 02:32:22 PM PDT 24 Mar 19 02:33:39 PM PDT 24 2536002054 ps
T456 /workspace/coverage/default/41.sram_ctrl_max_throughput.2459022827 Mar 19 02:30:31 PM PDT 24 Mar 19 02:31:42 PM PDT 24 6812091283 ps
T457 /workspace/coverage/default/36.sram_ctrl_mem_walk.3544559048 Mar 19 02:29:17 PM PDT 24 Mar 19 02:31:59 PM PDT 24 33196134391 ps
T458 /workspace/coverage/default/19.sram_ctrl_executable.1275658241 Mar 19 02:25:01 PM PDT 24 Mar 19 02:40:08 PM PDT 24 19943072762 ps
T459 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.1388160025 Mar 19 02:22:19 PM PDT 24 Mar 19 02:30:22 PM PDT 24 18969187090 ps
T460 /workspace/coverage/default/25.sram_ctrl_ram_cfg.2785703363 Mar 19 02:26:15 PM PDT 24 Mar 19 02:26:19 PM PDT 24 5589914831 ps
T461 /workspace/coverage/default/2.sram_ctrl_alert_test.432278272 Mar 19 02:21:59 PM PDT 24 Mar 19 02:22:00 PM PDT 24 16100029 ps
T462 /workspace/coverage/default/9.sram_ctrl_executable.3022770675 Mar 19 02:22:40 PM PDT 24 Mar 19 02:26:58 PM PDT 24 34476294252 ps
T463 /workspace/coverage/default/41.sram_ctrl_ram_cfg.121167816 Mar 19 02:30:33 PM PDT 24 Mar 19 02:30:36 PM PDT 24 695983349 ps
T464 /workspace/coverage/default/31.sram_ctrl_ram_cfg.1583284956 Mar 19 02:27:47 PM PDT 24 Mar 19 02:27:50 PM PDT 24 1355600618 ps
T465 /workspace/coverage/default/29.sram_ctrl_partial_access.2544116598 Mar 19 02:27:07 PM PDT 24 Mar 19 02:27:37 PM PDT 24 18811573336 ps
T466 /workspace/coverage/default/22.sram_ctrl_bijection.2271636165 Mar 19 02:25:23 PM PDT 24 Mar 19 03:05:21 PM PDT 24 386778068158 ps
T467 /workspace/coverage/default/8.sram_ctrl_bijection.2824653747 Mar 19 02:22:30 PM PDT 24 Mar 19 02:32:25 PM PDT 24 68355920516 ps
T468 /workspace/coverage/default/24.sram_ctrl_executable.2776939252 Mar 19 02:25:53 PM PDT 24 Mar 19 02:50:12 PM PDT 24 23544804814 ps
T469 /workspace/coverage/default/45.sram_ctrl_stress_all.4259647321 Mar 19 02:31:40 PM PDT 24 Mar 19 03:06:22 PM PDT 24 143098932301 ps
T109 /workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.2000884080 Mar 19 02:25:03 PM PDT 24 Mar 19 02:25:15 PM PDT 24 893361149 ps
T470 /workspace/coverage/default/31.sram_ctrl_bijection.1291099399 Mar 19 02:27:35 PM PDT 24 Mar 19 03:08:25 PM PDT 24 137951069133 ps
T471 /workspace/coverage/default/11.sram_ctrl_mem_walk.3645264079 Mar 19 02:23:10 PM PDT 24 Mar 19 02:25:47 PM PDT 24 21100197244 ps
T472 /workspace/coverage/default/13.sram_ctrl_bijection.336660762 Mar 19 02:23:17 PM PDT 24 Mar 19 02:37:01 PM PDT 24 462858245095 ps
T473 /workspace/coverage/default/4.sram_ctrl_stress_all.747367239 Mar 19 02:22:09 PM PDT 24 Mar 19 03:44:46 PM PDT 24 364847610570 ps
T474 /workspace/coverage/default/45.sram_ctrl_mem_partial_access.1077862209 Mar 19 02:31:34 PM PDT 24 Mar 19 02:33:49 PM PDT 24 6521449925 ps
T475 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.1357553737 Mar 19 02:28:56 PM PDT 24 Mar 19 02:30:24 PM PDT 24 2692001476 ps
T476 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.2076163589 Mar 19 02:25:03 PM PDT 24 Mar 19 02:27:16 PM PDT 24 2773073799 ps
T477 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.4118294826 Mar 19 02:27:07 PM PDT 24 Mar 19 02:28:09 PM PDT 24 2920727819 ps
T478 /workspace/coverage/default/11.sram_ctrl_alert_test.502932429 Mar 19 02:23:15 PM PDT 24 Mar 19 02:23:16 PM PDT 24 23448634 ps
T479 /workspace/coverage/default/41.sram_ctrl_regwen.2625257938 Mar 19 02:30:33 PM PDT 24 Mar 19 02:35:51 PM PDT 24 34492878863 ps
T480 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.4071318132 Mar 19 02:22:41 PM PDT 24 Mar 19 02:26:22 PM PDT 24 33086971961 ps
T481 /workspace/coverage/default/31.sram_ctrl_regwen.707950157 Mar 19 02:27:48 PM PDT 24 Mar 19 02:48:16 PM PDT 24 21457224298 ps
T20 /workspace/coverage/default/0.sram_ctrl_sec_cm.245926187 Mar 19 02:21:45 PM PDT 24 Mar 19 02:21:47 PM PDT 24 289873735 ps
T482 /workspace/coverage/default/13.sram_ctrl_ram_cfg.3311272200 Mar 19 02:23:26 PM PDT 24 Mar 19 02:23:29 PM PDT 24 357804099 ps
T483 /workspace/coverage/default/8.sram_ctrl_alert_test.2014529488 Mar 19 02:22:40 PM PDT 24 Mar 19 02:22:42 PM PDT 24 19627008 ps
T484 /workspace/coverage/default/32.sram_ctrl_partial_access_b2b.1592593153 Mar 19 02:27:56 PM PDT 24 Mar 19 02:32:13 PM PDT 24 57042891218 ps
T485 /workspace/coverage/default/27.sram_ctrl_stress_pipeline.3684270553 Mar 19 02:26:43 PM PDT 24 Mar 19 02:30:12 PM PDT 24 3918114656 ps
T486 /workspace/coverage/default/36.sram_ctrl_partial_access_b2b.1592179518 Mar 19 02:29:17 PM PDT 24 Mar 19 02:32:03 PM PDT 24 28474906488 ps
T487 /workspace/coverage/default/16.sram_ctrl_smoke.2156739309 Mar 19 02:23:57 PM PDT 24 Mar 19 02:26:58 PM PDT 24 473626745 ps
T488 /workspace/coverage/default/18.sram_ctrl_lc_escalation.1734503563 Mar 19 02:24:57 PM PDT 24 Mar 19 02:26:02 PM PDT 24 43472510098 ps
T489 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.999078421 Mar 19 02:23:18 PM PDT 24 Mar 19 02:28:02 PM PDT 24 1305576372 ps
T490 /workspace/coverage/default/13.sram_ctrl_lc_escalation.2195092988 Mar 19 02:23:27 PM PDT 24 Mar 19 02:24:42 PM PDT 24 14486125061 ps
T491 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.1208083063 Mar 19 02:32:34 PM PDT 24 Mar 19 02:33:49 PM PDT 24 3438645433 ps
T492 /workspace/coverage/default/14.sram_ctrl_access_during_key_req.4246378830 Mar 19 02:23:26 PM PDT 24 Mar 19 02:51:20 PM PDT 24 14918417436 ps
T493 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.3534558461 Mar 19 02:22:19 PM PDT 24 Mar 19 02:27:05 PM PDT 24 4243830782 ps
T494 /workspace/coverage/default/23.sram_ctrl_stress_all.2918389588 Mar 19 02:25:42 PM PDT 24 Mar 19 03:47:54 PM PDT 24 245190284270 ps
T495 /workspace/coverage/default/49.sram_ctrl_partial_access.1859558825 Mar 19 02:32:25 PM PDT 24 Mar 19 02:33:54 PM PDT 24 5283154087 ps
T496 /workspace/coverage/default/29.sram_ctrl_mem_walk.1916708270 Mar 19 02:27:20 PM PDT 24 Mar 19 02:31:41 PM PDT 24 15151134593 ps
T497 /workspace/coverage/default/15.sram_ctrl_partial_access.4027807949 Mar 19 02:23:42 PM PDT 24 Mar 19 02:24:52 PM PDT 24 1710474801 ps
T498 /workspace/coverage/default/9.sram_ctrl_regwen.510157739 Mar 19 02:22:41 PM PDT 24 Mar 19 02:30:22 PM PDT 24 39106213612 ps
T499 /workspace/coverage/default/26.sram_ctrl_max_throughput.2366161862 Mar 19 02:26:24 PM PDT 24 Mar 19 02:26:43 PM PDT 24 3041345507 ps
T500 /workspace/coverage/default/13.sram_ctrl_multiple_keys.1359587434 Mar 19 02:23:19 PM PDT 24 Mar 19 02:39:33 PM PDT 24 19547398566 ps
T501 /workspace/coverage/default/20.sram_ctrl_access_during_key_req.1504843477 Mar 19 02:25:04 PM PDT 24 Mar 19 02:33:50 PM PDT 24 7200355971 ps
T502 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.3209904463 Mar 19 02:31:32 PM PDT 24 Mar 19 02:32:29 PM PDT 24 756738964 ps
T503 /workspace/coverage/default/0.sram_ctrl_executable.3793389166 Mar 19 02:21:34 PM PDT 24 Mar 19 02:49:07 PM PDT 24 74820349218 ps
T504 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.3434749880 Mar 19 02:23:41 PM PDT 24 Mar 19 02:30:33 PM PDT 24 4969438008 ps
T505 /workspace/coverage/default/11.sram_ctrl_access_during_key_req.2239589804 Mar 19 02:23:11 PM PDT 24 Mar 19 02:36:30 PM PDT 24 44024947413 ps
T506 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.1471852924 Mar 19 02:25:01 PM PDT 24 Mar 19 02:32:12 PM PDT 24 78950052178 ps
T507 /workspace/coverage/default/17.sram_ctrl_stress_pipeline.1312703868 Mar 19 02:24:12 PM PDT 24 Mar 19 02:28:56 PM PDT 24 5380437827 ps
T508 /workspace/coverage/default/20.sram_ctrl_ram_cfg.3380136619 Mar 19 02:25:06 PM PDT 24 Mar 19 02:25:10 PM PDT 24 358429424 ps
T509 /workspace/coverage/default/23.sram_ctrl_partial_access.322598837 Mar 19 02:25:39 PM PDT 24 Mar 19 02:26:01 PM PDT 24 5709196024 ps
T510 /workspace/coverage/default/40.sram_ctrl_lc_escalation.3026447993 Mar 19 02:30:16 PM PDT 24 Mar 19 02:32:01 PM PDT 24 242068279401 ps
T511 /workspace/coverage/default/44.sram_ctrl_alert_test.4074985880 Mar 19 02:31:17 PM PDT 24 Mar 19 02:31:17 PM PDT 24 43322776 ps
T512 /workspace/coverage/default/5.sram_ctrl_smoke.33526642 Mar 19 02:22:11 PM PDT 24 Mar 19 02:22:33 PM PDT 24 1410967599 ps
T513 /workspace/coverage/default/22.sram_ctrl_smoke.2763286532 Mar 19 02:25:24 PM PDT 24 Mar 19 02:25:40 PM PDT 24 3374495594 ps
T514 /workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.3037647463 Mar 19 02:21:57 PM PDT 24 Mar 19 02:22:53 PM PDT 24 4512675408 ps
T515 /workspace/coverage/default/26.sram_ctrl_partial_access.1365586639 Mar 19 02:26:22 PM PDT 24 Mar 19 02:28:52 PM PDT 24 1780796312 ps
T516 /workspace/coverage/default/13.sram_ctrl_executable.1943413453 Mar 19 02:23:29 PM PDT 24 Mar 19 02:45:04 PM PDT 24 30300657948 ps
T76 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.2654405387 Mar 19 02:22:12 PM PDT 24 Mar 19 02:24:27 PM PDT 24 1633706778 ps
T517 /workspace/coverage/default/34.sram_ctrl_mem_walk.3714483266 Mar 19 02:28:49 PM PDT 24 Mar 19 02:31:01 PM PDT 24 3873561177 ps
T518 /workspace/coverage/default/7.sram_ctrl_lc_escalation.3153091581 Mar 19 02:22:19 PM PDT 24 Mar 19 02:23:06 PM PDT 24 28202834670 ps
T519 /workspace/coverage/default/1.sram_ctrl_smoke.1070485183 Mar 19 02:21:46 PM PDT 24 Mar 19 02:21:56 PM PDT 24 2405774640 ps
T520 /workspace/coverage/default/48.sram_ctrl_mem_walk.1594214746 Mar 19 02:32:19 PM PDT 24 Mar 19 02:37:29 PM PDT 24 74663826803 ps
T521 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.2564983703 Mar 19 02:31:08 PM PDT 24 Mar 19 02:31:24 PM PDT 24 564568037 ps
T522 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.2173677329 Mar 19 02:21:45 PM PDT 24 Mar 19 02:23:57 PM PDT 24 3164735912 ps
T523 /workspace/coverage/default/19.sram_ctrl_mem_walk.4037522858 Mar 19 02:25:02 PM PDT 24 Mar 19 02:29:27 PM PDT 24 3943214517 ps
T524 /workspace/coverage/default/7.sram_ctrl_smoke.1508153242 Mar 19 02:22:24 PM PDT 24 Mar 19 02:22:44 PM PDT 24 4726232443 ps
T525 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.1228845256 Mar 19 02:25:32 PM PDT 24 Mar 19 02:28:06 PM PDT 24 4934140647 ps
T526 /workspace/coverage/default/24.sram_ctrl_lc_escalation.2577684296 Mar 19 02:25:51 PM PDT 24 Mar 19 02:27:25 PM PDT 24 60213621676 ps
T527 /workspace/coverage/default/30.sram_ctrl_max_throughput.275205522 Mar 19 02:27:25 PM PDT 24 Mar 19 02:29:17 PM PDT 24 862596920 ps
T528 /workspace/coverage/default/32.sram_ctrl_regwen.3414997489 Mar 19 02:28:07 PM PDT 24 Mar 19 02:45:35 PM PDT 24 4290500346 ps
T529 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.570334566 Mar 19 02:29:59 PM PDT 24 Mar 19 02:30:06 PM PDT 24 2305915800 ps
T530 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.4059630318 Mar 19 02:29:49 PM PDT 24 Mar 19 02:30:20 PM PDT 24 3022496587 ps
T531 /workspace/coverage/default/18.sram_ctrl_alert_test.305629170 Mar 19 02:24:57 PM PDT 24 Mar 19 02:24:58 PM PDT 24 39836124 ps
T532 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.2699879150 Mar 19 02:22:29 PM PDT 24 Mar 19 02:23:36 PM PDT 24 993938356 ps
T533 /workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.2692089749 Mar 19 02:22:50 PM PDT 24 Mar 19 02:24:12 PM PDT 24 3557434229 ps
T534 /workspace/coverage/default/33.sram_ctrl_stress_pipeline.3408992517 Mar 19 02:28:17 PM PDT 24 Mar 19 02:34:20 PM PDT 24 4575713000 ps
T535 /workspace/coverage/default/2.sram_ctrl_lc_escalation.1407890173 Mar 19 02:21:57 PM PDT 24 Mar 19 02:23:03 PM PDT 24 36433923832 ps
T536 /workspace/coverage/default/4.sram_ctrl_smoke.1487376804 Mar 19 02:22:12 PM PDT 24 Mar 19 02:22:46 PM PDT 24 1982833258 ps
T537 /workspace/coverage/default/6.sram_ctrl_stress_pipeline.3925782618 Mar 19 02:22:18 PM PDT 24 Mar 19 02:29:46 PM PDT 24 14832565707 ps
T538 /workspace/coverage/default/7.sram_ctrl_alert_test.4228297360 Mar 19 02:22:30 PM PDT 24 Mar 19 02:22:31 PM PDT 24 45465618 ps
T539 /workspace/coverage/default/30.sram_ctrl_partial_access.3984128731 Mar 19 02:27:25 PM PDT 24 Mar 19 02:27:48 PM PDT 24 2756333897 ps
T540 /workspace/coverage/default/34.sram_ctrl_bijection.1218218143 Mar 19 02:28:36 PM PDT 24 Mar 19 02:59:20 PM PDT 24 26947956641 ps
T541 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.1382128486 Mar 19 02:22:02 PM PDT 24 Mar 19 02:23:19 PM PDT 24 2968536397 ps
T542 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.72714196 Mar 19 02:22:42 PM PDT 24 Mar 19 02:37:17 PM PDT 24 9939538146 ps
T543 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.2878279208 Mar 19 02:31:17 PM PDT 24 Mar 19 02:35:24 PM PDT 24 12393512610 ps
T544 /workspace/coverage/default/3.sram_ctrl_mem_walk.3250642621 Mar 19 02:21:58 PM PDT 24 Mar 19 02:26:28 PM PDT 24 21884528432 ps
T545 /workspace/coverage/default/1.sram_ctrl_ram_cfg.4010084146 Mar 19 02:21:47 PM PDT 24 Mar 19 02:21:50 PM PDT 24 359366244 ps
T546 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.4233279733 Mar 19 02:21:45 PM PDT 24 Mar 19 02:24:14 PM PDT 24 2845509920 ps
T547 /workspace/coverage/default/5.sram_ctrl_multiple_keys.2351986345 Mar 19 02:22:12 PM PDT 24 Mar 19 02:23:07 PM PDT 24 13621357873 ps
T548 /workspace/coverage/default/27.sram_ctrl_multiple_keys.1381419362 Mar 19 02:26:45 PM PDT 24 Mar 19 02:30:12 PM PDT 24 9986401388 ps
T549 /workspace/coverage/default/21.sram_ctrl_alert_test.372196030 Mar 19 02:25:25 PM PDT 24 Mar 19 02:25:26 PM PDT 24 51897270 ps
T550 /workspace/coverage/default/0.sram_ctrl_max_throughput.3683706237 Mar 19 02:21:33 PM PDT 24 Mar 19 02:23:54 PM PDT 24 767391156 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%