Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.06 99.81 96.99 100.00 100.00 98.60 99.70 98.33


Total test records in report: 1033
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T550 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.171192335 May 02 01:51:54 PM PDT 24 May 02 01:53:42 PM PDT 24 2108285970 ps
T551 /workspace/coverage/default/27.sram_ctrl_bijection.853841275 May 02 01:53:10 PM PDT 24 May 02 02:36:32 PM PDT 24 661535213831 ps
T552 /workspace/coverage/default/37.sram_ctrl_executable.1709706421 May 02 01:54:46 PM PDT 24 May 02 02:10:20 PM PDT 24 132351131467 ps
T109 /workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.4028462718 May 02 01:57:15 PM PDT 24 May 02 01:57:29 PM PDT 24 1429342661 ps
T553 /workspace/coverage/default/43.sram_ctrl_multiple_keys.848623989 May 02 01:55:39 PM PDT 24 May 02 02:12:58 PM PDT 24 60494519811 ps
T110 /workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.3072771002 May 02 01:55:40 PM PDT 24 May 02 01:56:42 PM PDT 24 2412886022 ps
T554 /workspace/coverage/default/9.sram_ctrl_multiple_keys.682518923 May 02 01:51:46 PM PDT 24 May 02 02:11:20 PM PDT 24 23109484915 ps
T555 /workspace/coverage/default/25.sram_ctrl_mem_partial_access.3453329765 May 02 01:53:01 PM PDT 24 May 02 01:55:34 PM PDT 24 10361446800 ps
T111 /workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.1523324789 May 02 01:52:19 PM PDT 24 May 02 01:52:47 PM PDT 24 9216139851 ps
T556 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.1292178392 May 02 01:52:36 PM PDT 24 May 02 01:59:04 PM PDT 24 23876968492 ps
T557 /workspace/coverage/default/1.sram_ctrl_ram_cfg.1124719304 May 02 01:51:29 PM PDT 24 May 02 01:51:34 PM PDT 24 530209035 ps
T558 /workspace/coverage/default/3.sram_ctrl_alert_test.599802589 May 02 01:51:28 PM PDT 24 May 02 01:51:30 PM PDT 24 30542003 ps
T559 /workspace/coverage/default/24.sram_ctrl_alert_test.355994051 May 02 01:52:49 PM PDT 24 May 02 01:52:52 PM PDT 24 40803760 ps
T560 /workspace/coverage/default/36.sram_ctrl_max_throughput.1404215153 May 02 01:54:27 PM PDT 24 May 02 01:54:35 PM PDT 24 700002795 ps
T561 /workspace/coverage/default/41.sram_ctrl_mem_partial_access.2854417877 May 02 01:55:23 PM PDT 24 May 02 01:56:42 PM PDT 24 5646282117 ps
T562 /workspace/coverage/default/38.sram_ctrl_bijection.843821356 May 02 01:54:49 PM PDT 24 May 02 02:11:35 PM PDT 24 92543062404 ps
T563 /workspace/coverage/default/28.sram_ctrl_smoke.3892770066 May 02 01:53:16 PM PDT 24 May 02 01:55:00 PM PDT 24 771275756 ps
T564 /workspace/coverage/default/6.sram_ctrl_executable.3981613767 May 02 01:51:35 PM PDT 24 May 02 02:06:41 PM PDT 24 16344617139 ps
T565 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.2996347165 May 02 01:55:55 PM PDT 24 May 02 02:00:39 PM PDT 24 9216360286 ps
T566 /workspace/coverage/default/18.sram_ctrl_max_throughput.528272049 May 02 01:52:17 PM PDT 24 May 02 01:53:46 PM PDT 24 770703055 ps
T567 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.3125752006 May 02 01:55:49 PM PDT 24 May 02 01:56:25 PM PDT 24 2063214486 ps
T568 /workspace/coverage/default/33.sram_ctrl_ram_cfg.4135599412 May 02 01:54:11 PM PDT 24 May 02 01:54:16 PM PDT 24 5557074294 ps
T569 /workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.3638824548 May 02 01:55:47 PM PDT 24 May 02 01:57:47 PM PDT 24 2351482080 ps
T570 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.325959756 May 02 01:54:20 PM PDT 24 May 02 02:01:27 PM PDT 24 226887385223 ps
T571 /workspace/coverage/default/4.sram_ctrl_bijection.2028025910 May 02 01:51:26 PM PDT 24 May 02 02:21:58 PM PDT 24 110675049601 ps
T572 /workspace/coverage/default/13.sram_ctrl_lc_escalation.2020343333 May 02 01:51:54 PM PDT 24 May 02 01:53:16 PM PDT 24 13498722568 ps
T112 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.3652660397 May 02 01:51:55 PM PDT 24 May 02 01:52:10 PM PDT 24 2945912038 ps
T573 /workspace/coverage/default/20.sram_ctrl_partial_access.3644874172 May 02 01:52:36 PM PDT 24 May 02 01:52:57 PM PDT 24 3668342581 ps
T574 /workspace/coverage/default/27.sram_ctrl_access_during_key_req.1108145087 May 02 01:53:10 PM PDT 24 May 02 02:06:03 PM PDT 24 9617921423 ps
T575 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.2235777630 May 02 01:55:54 PM PDT 24 May 02 01:56:15 PM PDT 24 5276743497 ps
T576 /workspace/coverage/default/22.sram_ctrl_mem_walk.1428467902 May 02 01:52:39 PM PDT 24 May 02 01:55:11 PM PDT 24 9343126051 ps
T577 /workspace/coverage/default/33.sram_ctrl_partial_access.3205738651 May 02 01:54:04 PM PDT 24 May 02 01:54:29 PM PDT 24 921008158 ps
T578 /workspace/coverage/default/2.sram_ctrl_alert_test.3429976573 May 02 01:51:26 PM PDT 24 May 02 01:51:28 PM PDT 24 31825153 ps
T579 /workspace/coverage/default/48.sram_ctrl_bijection.1082447418 May 02 01:56:50 PM PDT 24 May 02 02:10:31 PM PDT 24 75721271188 ps
T580 /workspace/coverage/default/10.sram_ctrl_regwen.3248964093 May 02 01:51:53 PM PDT 24 May 02 01:56:22 PM PDT 24 20609133068 ps
T581 /workspace/coverage/default/15.sram_ctrl_access_during_key_req.2051043634 May 02 01:52:06 PM PDT 24 May 02 01:58:47 PM PDT 24 8191792912 ps
T582 /workspace/coverage/default/14.sram_ctrl_max_throughput.462991364 May 02 01:52:07 PM PDT 24 May 02 01:52:18 PM PDT 24 724978552 ps
T583 /workspace/coverage/default/34.sram_ctrl_partial_access.580285303 May 02 01:54:13 PM PDT 24 May 02 01:54:32 PM PDT 24 693365268 ps
T584 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.1491260060 May 02 01:52:52 PM PDT 24 May 02 01:53:59 PM PDT 24 992261030 ps
T585 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.755294470 May 02 01:54:25 PM PDT 24 May 02 01:55:02 PM PDT 24 787570958 ps
T586 /workspace/coverage/default/31.sram_ctrl_bijection.262699907 May 02 01:53:39 PM PDT 24 May 02 02:33:57 PM PDT 24 235187119618 ps
T587 /workspace/coverage/default/11.sram_ctrl_multiple_keys.3022645214 May 02 01:51:55 PM PDT 24 May 02 01:52:23 PM PDT 24 1767229313 ps
T588 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.1710971710 May 02 01:51:55 PM PDT 24 May 02 01:52:33 PM PDT 24 1503059038 ps
T589 /workspace/coverage/default/1.sram_ctrl_multiple_keys.602592428 May 02 01:51:20 PM PDT 24 May 02 02:01:55 PM PDT 24 53805171011 ps
T590 /workspace/coverage/default/14.sram_ctrl_stress_all.2906678249 May 02 01:52:12 PM PDT 24 May 02 03:03:41 PM PDT 24 25332072232 ps
T591 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.2143253905 May 02 01:54:42 PM PDT 24 May 02 02:01:40 PM PDT 24 65641758761 ps
T592 /workspace/coverage/default/28.sram_ctrl_multiple_keys.3695352249 May 02 01:53:17 PM PDT 24 May 02 01:55:21 PM PDT 24 4212464550 ps
T593 /workspace/coverage/default/49.sram_ctrl_stress_pipeline.1451869345 May 02 01:57:07 PM PDT 24 May 02 02:00:35 PM PDT 24 2665110600 ps
T594 /workspace/coverage/default/44.sram_ctrl_access_during_key_req.1599580164 May 02 01:55:54 PM PDT 24 May 02 02:13:35 PM PDT 24 13445178847 ps
T595 /workspace/coverage/default/33.sram_ctrl_bijection.699156203 May 02 01:54:05 PM PDT 24 May 02 02:26:14 PM PDT 24 129417325743 ps
T82 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.141493394 May 02 01:52:07 PM PDT 24 May 02 01:54:27 PM PDT 24 5101461102 ps
T596 /workspace/coverage/default/16.sram_ctrl_smoke.2280818793 May 02 01:52:08 PM PDT 24 May 02 01:52:21 PM PDT 24 831992613 ps
T597 /workspace/coverage/default/10.sram_ctrl_executable.2299783513 May 02 01:51:56 PM PDT 24 May 02 02:11:17 PM PDT 24 41401112674 ps
T598 /workspace/coverage/default/22.sram_ctrl_regwen.3003245864 May 02 01:52:35 PM PDT 24 May 02 02:11:21 PM PDT 24 32884767353 ps
T599 /workspace/coverage/default/17.sram_ctrl_executable.1296362670 May 02 01:52:16 PM PDT 24 May 02 01:58:02 PM PDT 24 7636141088 ps
T600 /workspace/coverage/default/40.sram_ctrl_mem_walk.3563723884 May 02 01:55:17 PM PDT 24 May 02 01:59:58 PM PDT 24 14350065144 ps
T601 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.1505850586 May 02 01:55:08 PM PDT 24 May 02 02:00:29 PM PDT 24 18303199640 ps
T602 /workspace/coverage/default/31.sram_ctrl_regwen.2429816519 May 02 01:53:40 PM PDT 24 May 02 02:00:02 PM PDT 24 4637643931 ps
T603 /workspace/coverage/default/45.sram_ctrl_partial_access.2098595449 May 02 01:56:05 PM PDT 24 May 02 01:58:31 PM PDT 24 7807228587 ps
T83 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.3439442028 May 02 01:51:45 PM PDT 24 May 02 01:52:47 PM PDT 24 957061696 ps
T604 /workspace/coverage/default/13.sram_ctrl_mem_walk.3295565606 May 02 01:51:58 PM PDT 24 May 02 01:54:03 PM PDT 24 2018649324 ps
T605 /workspace/coverage/default/30.sram_ctrl_executable.2589491880 May 02 01:53:32 PM PDT 24 May 02 02:06:01 PM PDT 24 18231793299 ps
T606 /workspace/coverage/default/45.sram_ctrl_max_throughput.123828514 May 02 01:56:08 PM PDT 24 May 02 01:56:26 PM PDT 24 2889389744 ps
T607 /workspace/coverage/default/11.sram_ctrl_regwen.1626756002 May 02 01:51:56 PM PDT 24 May 02 02:07:43 PM PDT 24 143014758474 ps
T608 /workspace/coverage/default/11.sram_ctrl_max_throughput.2199106439 May 02 01:51:54 PM PDT 24 May 02 01:52:01 PM PDT 24 691509588 ps
T609 /workspace/coverage/default/37.sram_ctrl_lc_escalation.649433690 May 02 01:54:43 PM PDT 24 May 02 01:55:06 PM PDT 24 5978616158 ps
T610 /workspace/coverage/default/33.sram_ctrl_max_throughput.3777039226 May 02 01:54:02 PM PDT 24 May 02 01:54:31 PM PDT 24 713760533 ps
T611 /workspace/coverage/default/44.sram_ctrl_bijection.3975648667 May 02 01:56:00 PM PDT 24 May 02 02:14:53 PM PDT 24 33501600923 ps
T612 /workspace/coverage/default/38.sram_ctrl_partial_access.2089795095 May 02 01:54:54 PM PDT 24 May 02 01:55:17 PM PDT 24 1209510829 ps
T613 /workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.1317620546 May 02 01:52:45 PM PDT 24 May 02 01:53:18 PM PDT 24 1134222694 ps
T614 /workspace/coverage/default/21.sram_ctrl_bijection.20254295 May 02 01:52:27 PM PDT 24 May 02 02:20:28 PM PDT 24 95731562591 ps
T615 /workspace/coverage/default/19.sram_ctrl_ram_cfg.3101578386 May 02 01:52:18 PM PDT 24 May 02 01:52:22 PM PDT 24 351743240 ps
T616 /workspace/coverage/default/45.sram_ctrl_alert_test.1385832992 May 02 01:56:10 PM PDT 24 May 02 01:56:12 PM PDT 24 43049486 ps
T617 /workspace/coverage/default/18.sram_ctrl_multiple_keys.3973135890 May 02 01:52:19 PM PDT 24 May 02 02:07:03 PM PDT 24 33636418979 ps
T618 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.130473029 May 02 01:54:36 PM PDT 24 May 02 01:55:14 PM PDT 24 1569946618 ps
T619 /workspace/coverage/default/24.sram_ctrl_partial_access.1431607923 May 02 01:52:49 PM PDT 24 May 02 01:52:59 PM PDT 24 855833840 ps
T620 /workspace/coverage/default/16.sram_ctrl_lc_escalation.2592609445 May 02 01:52:10 PM PDT 24 May 02 01:53:34 PM PDT 24 82854997006 ps
T621 /workspace/coverage/default/5.sram_ctrl_access_during_key_req.1196393025 May 02 01:51:35 PM PDT 24 May 02 02:04:15 PM PDT 24 180030708812 ps
T622 /workspace/coverage/default/33.sram_ctrl_mem_walk.1480276129 May 02 01:54:13 PM PDT 24 May 02 01:59:42 PM PDT 24 74601440797 ps
T623 /workspace/coverage/default/23.sram_ctrl_executable.80851691 May 02 01:52:37 PM PDT 24 May 02 02:12:02 PM PDT 24 34512676282 ps
T624 /workspace/coverage/default/40.sram_ctrl_multiple_keys.2471314892 May 02 01:55:10 PM PDT 24 May 02 02:10:23 PM PDT 24 13513665528 ps
T625 /workspace/coverage/default/12.sram_ctrl_stress_all.225064705 May 02 01:51:53 PM PDT 24 May 02 02:33:13 PM PDT 24 474939312606 ps
T626 /workspace/coverage/default/0.sram_ctrl_stress_all.1996453275 May 02 01:51:17 PM PDT 24 May 02 02:21:08 PM PDT 24 132532159205 ps
T627 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.1002938015 May 02 01:52:49 PM PDT 24 May 02 01:53:14 PM PDT 24 719082200 ps
T628 /workspace/coverage/default/4.sram_ctrl_ram_cfg.2388912150 May 02 01:51:40 PM PDT 24 May 02 01:51:45 PM PDT 24 713199132 ps
T629 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.3048710427 May 02 01:56:12 PM PDT 24 May 02 01:57:59 PM PDT 24 781454888 ps
T630 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.2190961951 May 02 01:53:12 PM PDT 24 May 02 01:55:02 PM PDT 24 771951415 ps
T631 /workspace/coverage/default/28.sram_ctrl_partial_access.1111863349 May 02 01:53:20 PM PDT 24 May 02 01:54:02 PM PDT 24 1527142739 ps
T632 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.3540685093 May 02 01:54:13 PM PDT 24 May 02 01:54:57 PM PDT 24 1567930935 ps
T633 /workspace/coverage/default/48.sram_ctrl_lc_escalation.2565127904 May 02 01:56:55 PM PDT 24 May 02 01:57:37 PM PDT 24 6332517676 ps
T634 /workspace/coverage/default/48.sram_ctrl_multiple_keys.3596240285 May 02 01:56:48 PM PDT 24 May 02 02:01:41 PM PDT 24 18978307965 ps
T635 /workspace/coverage/default/5.sram_ctrl_bijection.3221090086 May 02 01:51:41 PM PDT 24 May 02 02:18:47 PM PDT 24 323051479780 ps
T636 /workspace/coverage/default/44.sram_ctrl_regwen.4282685895 May 02 01:55:56 PM PDT 24 May 02 02:14:16 PM PDT 24 21062418385 ps
T637 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.1206664515 May 02 01:55:17 PM PDT 24 May 02 01:56:47 PM PDT 24 12718303748 ps
T638 /workspace/coverage/default/32.sram_ctrl_ram_cfg.4105872481 May 02 01:53:55 PM PDT 24 May 02 01:53:59 PM PDT 24 355879395 ps
T639 /workspace/coverage/default/17.sram_ctrl_regwen.2710342493 May 02 01:52:17 PM PDT 24 May 02 02:12:22 PM PDT 24 73393562775 ps
T640 /workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.1554966048 May 02 01:54:11 PM PDT 24 May 02 01:54:24 PM PDT 24 275705375 ps
T641 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.3408079217 May 02 01:53:03 PM PDT 24 May 02 01:57:37 PM PDT 24 17802773958 ps
T642 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.1502750302 May 02 01:52:20 PM PDT 24 May 02 01:54:44 PM PDT 24 16788720189 ps
T643 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.1042816143 May 02 01:51:45 PM PDT 24 May 02 01:54:16 PM PDT 24 4978573444 ps
T644 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.3352492888 May 02 01:51:38 PM PDT 24 May 02 01:54:50 PM PDT 24 8849903799 ps
T645 /workspace/coverage/default/4.sram_ctrl_stress_all.4254090173 May 02 01:51:36 PM PDT 24 May 02 03:00:15 PM PDT 24 61153156415 ps
T646 /workspace/coverage/default/49.sram_ctrl_stress_all.2626726282 May 02 01:57:14 PM PDT 24 May 02 02:21:58 PM PDT 24 89806067504 ps
T647 /workspace/coverage/default/47.sram_ctrl_max_throughput.4216454054 May 02 01:56:42 PM PDT 24 May 02 01:57:29 PM PDT 24 1436036848 ps
T648 /workspace/coverage/default/20.sram_ctrl_max_throughput.1526728780 May 02 01:52:35 PM PDT 24 May 02 01:54:36 PM PDT 24 789119205 ps
T649 /workspace/coverage/default/16.sram_ctrl_stress_pipeline.3396728437 May 02 01:52:09 PM PDT 24 May 02 01:58:01 PM PDT 24 11298064516 ps
T650 /workspace/coverage/default/20.sram_ctrl_bijection.1732976164 May 02 01:52:35 PM PDT 24 May 02 02:32:00 PM PDT 24 115097152971 ps
T651 /workspace/coverage/default/33.sram_ctrl_smoke.3787894408 May 02 01:53:55 PM PDT 24 May 02 01:55:06 PM PDT 24 795244952 ps
T652 /workspace/coverage/default/48.sram_ctrl_smoke.1697531835 May 02 01:56:46 PM PDT 24 May 02 01:57:25 PM PDT 24 2736024128 ps
T653 /workspace/coverage/default/0.sram_ctrl_multiple_keys.2844356680 May 02 01:51:23 PM PDT 24 May 02 02:02:46 PM PDT 24 27507098979 ps
T654 /workspace/coverage/default/12.sram_ctrl_smoke.3447913443 May 02 01:51:56 PM PDT 24 May 02 01:52:19 PM PDT 24 2701815078 ps
T655 /workspace/coverage/default/12.sram_ctrl_partial_access_b2b.3060994020 May 02 01:51:54 PM PDT 24 May 02 01:56:43 PM PDT 24 5213086481 ps
T656 /workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.314304273 May 02 01:51:39 PM PDT 24 May 02 01:51:48 PM PDT 24 235421555 ps
T657 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.2426251848 May 02 01:52:12 PM PDT 24 May 02 01:58:02 PM PDT 24 15248925589 ps
T658 /workspace/coverage/default/45.sram_ctrl_stress_all.2790483359 May 02 01:56:11 PM PDT 24 May 02 02:44:51 PM PDT 24 238181851132 ps
T659 /workspace/coverage/default/2.sram_ctrl_partial_access.1574978419 May 02 01:51:29 PM PDT 24 May 02 01:52:12 PM PDT 24 826377763 ps
T660 /workspace/coverage/default/34.sram_ctrl_max_throughput.3765769660 May 02 01:54:13 PM PDT 24 May 02 01:54:21 PM PDT 24 699244452 ps
T661 /workspace/coverage/default/30.sram_ctrl_regwen.463479306 May 02 01:53:31 PM PDT 24 May 02 02:16:18 PM PDT 24 75494845165 ps
T662 /workspace/coverage/default/21.sram_ctrl_ram_cfg.314108448 May 02 01:52:39 PM PDT 24 May 02 01:52:43 PM PDT 24 357640824 ps
T663 /workspace/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.2106202432 May 02 01:52:07 PM PDT 24 May 02 01:52:25 PM PDT 24 2684989208 ps
T664 /workspace/coverage/default/18.sram_ctrl_executable.891175395 May 02 01:52:15 PM PDT 24 May 02 02:03:43 PM PDT 24 24484812313 ps
T665 /workspace/coverage/default/34.sram_ctrl_access_during_key_req.2720983899 May 02 01:54:21 PM PDT 24 May 02 02:09:41 PM PDT 24 27524808543 ps
T666 /workspace/coverage/default/10.sram_ctrl_stress_all.1623261977 May 02 01:51:58 PM PDT 24 May 02 02:37:31 PM PDT 24 424927955698 ps
T667 /workspace/coverage/default/48.sram_ctrl_regwen.2080692732 May 02 01:56:56 PM PDT 24 May 02 02:21:44 PM PDT 24 20759176175 ps
T668 /workspace/coverage/default/19.sram_ctrl_multiple_keys.720305685 May 02 01:52:17 PM PDT 24 May 02 02:18:51 PM PDT 24 45922300345 ps
T669 /workspace/coverage/default/19.sram_ctrl_executable.3076384964 May 02 01:52:19 PM PDT 24 May 02 02:14:28 PM PDT 24 34497505056 ps
T670 /workspace/coverage/default/41.sram_ctrl_stress_all.60334415 May 02 01:55:23 PM PDT 24 May 02 02:27:48 PM PDT 24 76168893419 ps
T671 /workspace/coverage/default/29.sram_ctrl_stress_pipeline.3110144355 May 02 01:53:26 PM PDT 24 May 02 01:56:17 PM PDT 24 2321063759 ps
T672 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.4192114752 May 02 01:54:36 PM PDT 24 May 02 02:04:36 PM PDT 24 24912994608 ps
T673 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.1493184113 May 02 01:52:13 PM PDT 24 May 02 01:54:08 PM PDT 24 1202840597 ps
T674 /workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.3075304934 May 02 01:53:32 PM PDT 24 May 02 01:56:11 PM PDT 24 785770047 ps
T675 /workspace/coverage/default/1.sram_ctrl_partial_access.2491991801 May 02 01:51:25 PM PDT 24 May 02 01:53:34 PM PDT 24 2081177069 ps
T676 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.428699819 May 02 01:53:27 PM PDT 24 May 02 02:16:00 PM PDT 24 103616175972 ps
T677 /workspace/coverage/default/29.sram_ctrl_alert_test.23773567 May 02 01:53:40 PM PDT 24 May 02 01:53:42 PM PDT 24 42758915 ps
T678 /workspace/coverage/default/39.sram_ctrl_ram_cfg.1405108391 May 02 01:55:09 PM PDT 24 May 02 01:55:14 PM PDT 24 696591139 ps
T679 /workspace/coverage/default/0.sram_ctrl_alert_test.3056565178 May 02 01:51:19 PM PDT 24 May 02 01:51:21 PM PDT 24 13098158 ps
T680 /workspace/coverage/default/4.sram_ctrl_smoke.3738997470 May 02 01:51:25 PM PDT 24 May 02 01:52:21 PM PDT 24 729022496 ps
T681 /workspace/coverage/default/33.sram_ctrl_access_during_key_req.2522686385 May 02 01:54:12 PM PDT 24 May 02 02:09:20 PM PDT 24 143108729630 ps
T682 /workspace/coverage/default/8.sram_ctrl_stress_pipeline.3467503209 May 02 01:51:45 PM PDT 24 May 02 01:54:42 PM PDT 24 2793245707 ps
T683 /workspace/coverage/default/9.sram_ctrl_executable.3820929220 May 02 01:51:46 PM PDT 24 May 02 02:04:27 PM PDT 24 45011250810 ps
T684 /workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.2154684599 May 02 01:53:14 PM PDT 24 May 02 01:55:04 PM PDT 24 3044603734 ps
T685 /workspace/coverage/default/3.sram_ctrl_stress_all.2351019022 May 02 01:51:36 PM PDT 24 May 02 02:41:19 PM PDT 24 36341850862 ps
T686 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.1149323282 May 02 01:51:55 PM PDT 24 May 02 01:57:12 PM PDT 24 22675254623 ps
T687 /workspace/coverage/default/26.sram_ctrl_mem_partial_access.314149260 May 02 01:53:08 PM PDT 24 May 02 01:54:13 PM PDT 24 4738906140 ps
T688 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.2978166242 May 02 01:51:27 PM PDT 24 May 02 01:51:48 PM PDT 24 1679845111 ps
T689 /workspace/coverage/default/28.sram_ctrl_lc_escalation.3974207747 May 02 01:53:18 PM PDT 24 May 02 01:55:04 PM PDT 24 73564579582 ps
T690 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.3344452233 May 02 01:51:45 PM PDT 24 May 02 01:57:03 PM PDT 24 78427668817 ps
T691 /workspace/coverage/default/15.sram_ctrl_partial_access.2673969578 May 02 01:52:05 PM PDT 24 May 02 01:52:15 PM PDT 24 5297752837 ps
T692 /workspace/coverage/default/38.sram_ctrl_lc_escalation.1688347329 May 02 01:54:58 PM PDT 24 May 02 01:55:43 PM PDT 24 11353490471 ps
T693 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.1708423480 May 02 01:55:53 PM PDT 24 May 02 02:00:07 PM PDT 24 19634856912 ps
T694 /workspace/coverage/default/30.sram_ctrl_mem_partial_access.511195533 May 02 01:53:33 PM PDT 24 May 02 01:55:37 PM PDT 24 1569558707 ps
T695 /workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.3819962609 May 02 01:52:08 PM PDT 24 May 02 01:52:36 PM PDT 24 746027259 ps
T696 /workspace/coverage/default/18.sram_ctrl_alert_test.29261753 May 02 01:52:20 PM PDT 24 May 02 01:52:21 PM PDT 24 40727242 ps
T697 /workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.456008231 May 02 01:55:10 PM PDT 24 May 02 01:56:20 PM PDT 24 2840259697 ps
T698 /workspace/coverage/default/4.sram_ctrl_max_throughput.3054997806 May 02 01:51:30 PM PDT 24 May 02 01:52:00 PM PDT 24 5893100337 ps
T699 /workspace/coverage/default/35.sram_ctrl_ram_cfg.1015849618 May 02 01:54:29 PM PDT 24 May 02 01:54:33 PM PDT 24 345530449 ps
T700 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.1741585948 May 02 01:56:55 PM PDT 24 May 02 01:58:07 PM PDT 24 4889221483 ps
T701 /workspace/coverage/default/2.sram_ctrl_smoke.44586061 May 02 01:51:26 PM PDT 24 May 02 01:52:22 PM PDT 24 1522780971 ps
T702 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.575517921 May 02 01:52:37 PM PDT 24 May 02 02:09:25 PM PDT 24 26148765588 ps
T703 /workspace/coverage/default/37.sram_ctrl_stress_all.1613417257 May 02 01:54:52 PM PDT 24 May 02 02:47:25 PM PDT 24 120346818965 ps
T704 /workspace/coverage/default/1.sram_ctrl_mem_partial_access.1606204780 May 02 01:51:27 PM PDT 24 May 02 01:52:32 PM PDT 24 951751611 ps
T705 /workspace/coverage/default/26.sram_ctrl_bijection.3588039033 May 02 01:53:00 PM PDT 24 May 02 02:05:16 PM PDT 24 77295887580 ps
T706 /workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.3651853065 May 02 01:54:35 PM PDT 24 May 02 01:55:14 PM PDT 24 5210712485 ps
T707 /workspace/coverage/default/32.sram_ctrl_mem_walk.671836209 May 02 01:53:54 PM PDT 24 May 02 01:55:57 PM PDT 24 8218441679 ps
T708 /workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.3605210436 May 02 01:56:50 PM PDT 24 May 02 01:58:13 PM PDT 24 791416739 ps
T709 /workspace/coverage/default/35.sram_ctrl_smoke.2665513317 May 02 01:54:18 PM PDT 24 May 02 01:54:35 PM PDT 24 1644293935 ps
T710 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.2126535696 May 02 01:57:15 PM PDT 24 May 02 01:58:37 PM PDT 24 29427694558 ps
T711 /workspace/coverage/default/0.sram_ctrl_ram_cfg.3359633121 May 02 01:51:20 PM PDT 24 May 02 01:51:26 PM PDT 24 1407714746 ps
T712 /workspace/coverage/default/3.sram_ctrl_bijection.1726562758 May 02 01:51:33 PM PDT 24 May 02 02:07:02 PM PDT 24 27444531006 ps
T713 /workspace/coverage/default/43.sram_ctrl_partial_access.844425347 May 02 01:55:42 PM PDT 24 May 02 01:56:15 PM PDT 24 783395894 ps
T714 /workspace/coverage/default/34.sram_ctrl_stress_all.588386000 May 02 01:54:23 PM PDT 24 May 02 03:52:35 PM PDT 24 661294765739 ps
T715 /workspace/coverage/default/38.sram_ctrl_stress_all.3910959640 May 02 01:55:07 PM PDT 24 May 02 03:00:41 PM PDT 24 49531470828 ps
T716 /workspace/coverage/default/45.sram_ctrl_smoke.243500003 May 02 01:56:03 PM PDT 24 May 02 01:56:13 PM PDT 24 3048692022 ps
T717 /workspace/coverage/default/36.sram_ctrl_smoke.1082923610 May 02 01:54:28 PM PDT 24 May 02 01:54:43 PM PDT 24 4245794216 ps
T718 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.2117324092 May 02 01:52:36 PM PDT 24 May 02 01:53:42 PM PDT 24 9329221019 ps
T719 /workspace/coverage/default/35.sram_ctrl_mem_walk.3993148601 May 02 01:54:29 PM PDT 24 May 02 01:59:13 PM PDT 24 55128159030 ps
T720 /workspace/coverage/default/20.sram_ctrl_regwen.2088159106 May 02 01:52:29 PM PDT 24 May 02 02:07:01 PM PDT 24 68048387984 ps
T721 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.2158349299 May 02 01:52:18 PM PDT 24 May 02 01:54:41 PM PDT 24 813150758 ps
T722 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.294197640 May 02 01:53:09 PM PDT 24 May 02 02:09:55 PM PDT 24 49210738002 ps
T723 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.892198096 May 02 01:51:46 PM PDT 24 May 02 02:02:46 PM PDT 24 30944479453 ps
T724 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.3475770447 May 02 01:53:57 PM PDT 24 May 02 01:54:25 PM PDT 24 1567984159 ps
T725 /workspace/coverage/default/42.sram_ctrl_regwen.967423866 May 02 01:55:42 PM PDT 24 May 02 01:56:34 PM PDT 24 785038098 ps
T726 /workspace/coverage/default/6.sram_ctrl_stress_all.663905710 May 02 01:51:35 PM PDT 24 May 02 04:11:37 PM PDT 24 232465955679 ps
T727 /workspace/coverage/default/24.sram_ctrl_mem_partial_access.4131018640 May 02 01:52:46 PM PDT 24 May 02 01:53:55 PM PDT 24 2362381655 ps
T728 /workspace/coverage/default/41.sram_ctrl_smoke.2523467602 May 02 01:55:16 PM PDT 24 May 02 01:55:35 PM PDT 24 2099346807 ps
T729 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.3821000569 May 02 01:52:16 PM PDT 24 May 02 02:16:50 PM PDT 24 91037870745 ps
T730 /workspace/coverage/default/49.sram_ctrl_mem_walk.1827531604 May 02 01:57:11 PM PDT 24 May 02 01:59:38 PM PDT 24 6898963781 ps
T731 /workspace/coverage/default/17.sram_ctrl_alert_test.3503125272 May 02 01:52:17 PM PDT 24 May 02 01:52:18 PM PDT 24 41468258 ps
T732 /workspace/coverage/default/36.sram_ctrl_ram_cfg.2156091340 May 02 01:54:34 PM PDT 24 May 02 01:54:38 PM PDT 24 1687227395 ps
T733 /workspace/coverage/default/14.sram_ctrl_partial_access.162440690 May 02 01:52:04 PM PDT 24 May 02 01:52:44 PM PDT 24 2683566565 ps
T734 /workspace/coverage/default/21.sram_ctrl_mem_partial_access.2738816168 May 02 01:52:35 PM PDT 24 May 02 01:53:51 PM PDT 24 9797990506 ps
T735 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.2079603542 May 02 01:54:04 PM PDT 24 May 02 02:00:18 PM PDT 24 7202785658 ps
T736 /workspace/coverage/default/19.sram_ctrl_regwen.110975060 May 02 01:52:17 PM PDT 24 May 02 02:05:46 PM PDT 24 6540407281 ps
T35 /workspace/coverage/default/3.sram_ctrl_sec_cm.310682100 May 02 01:51:28 PM PDT 24 May 02 01:51:36 PM PDT 24 1375123911 ps
T737 /workspace/coverage/default/14.sram_ctrl_smoke.1349062728 May 02 01:52:06 PM PDT 24 May 02 01:52:21 PM PDT 24 1031184107 ps
T738 /workspace/coverage/default/49.sram_ctrl_regwen.685167456 May 02 01:57:05 PM PDT 24 May 02 01:59:01 PM PDT 24 3581906536 ps
T739 /workspace/coverage/default/27.sram_ctrl_executable.1592492987 May 02 01:53:12 PM PDT 24 May 02 02:02:02 PM PDT 24 8839757851 ps
T740 /workspace/coverage/default/38.sram_ctrl_regwen.610158416 May 02 01:54:52 PM PDT 24 May 02 02:07:10 PM PDT 24 7136437819 ps
T741 /workspace/coverage/default/32.sram_ctrl_alert_test.1049892183 May 02 01:53:54 PM PDT 24 May 02 01:53:55 PM PDT 24 18852469 ps
T742 /workspace/coverage/default/25.sram_ctrl_max_throughput.234245814 May 02 01:53:04 PM PDT 24 May 02 01:53:41 PM PDT 24 2535341308 ps
T743 /workspace/coverage/default/23.sram_ctrl_ram_cfg.3082647512 May 02 01:52:37 PM PDT 24 May 02 01:52:42 PM PDT 24 1486947471 ps
T744 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.309743759 May 02 01:55:18 PM PDT 24 May 02 01:58:54 PM PDT 24 3401314410 ps
T745 /workspace/coverage/default/34.sram_ctrl_mem_walk.1413429601 May 02 01:54:20 PM PDT 24 May 02 01:59:11 PM PDT 24 28671392107 ps
T746 /workspace/coverage/default/45.sram_ctrl_ram_cfg.2642006105 May 02 01:56:10 PM PDT 24 May 02 01:56:15 PM PDT 24 353735637 ps
T747 /workspace/coverage/default/17.sram_ctrl_smoke.1398644265 May 02 01:52:08 PM PDT 24 May 02 01:52:17 PM PDT 24 807621395 ps
T748 /workspace/coverage/default/36.sram_ctrl_alert_test.3486320909 May 02 01:54:34 PM PDT 24 May 02 01:54:36 PM PDT 24 13462726 ps
T749 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.2498328465 May 02 01:52:49 PM PDT 24 May 02 02:04:06 PM PDT 24 31168333181 ps
T750 /workspace/coverage/default/36.sram_ctrl_regwen.2619252991 May 02 01:54:37 PM PDT 24 May 02 02:06:34 PM PDT 24 14311126479 ps
T751 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.2840001996 May 02 01:51:37 PM PDT 24 May 02 01:55:41 PM PDT 24 4626822221 ps
T752 /workspace/coverage/default/26.sram_ctrl_max_throughput.3453168357 May 02 01:53:11 PM PDT 24 May 02 01:55:03 PM PDT 24 794365068 ps
T753 /workspace/coverage/default/11.sram_ctrl_bijection.335207430 May 02 01:51:56 PM PDT 24 May 02 02:01:00 PM PDT 24 8207712859 ps
T754 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.2270429180 May 02 01:54:37 PM PDT 24 May 02 01:56:42 PM PDT 24 6455644209 ps
T755 /workspace/coverage/default/7.sram_ctrl_alert_test.2538469593 May 02 01:51:46 PM PDT 24 May 02 01:51:48 PM PDT 24 34029654 ps
T756 /workspace/coverage/default/8.sram_ctrl_partial_access_b2b.4273217851 May 02 01:51:45 PM PDT 24 May 02 01:59:06 PM PDT 24 76455324719 ps
T757 /workspace/coverage/default/19.sram_ctrl_bijection.2418052153 May 02 01:52:14 PM PDT 24 May 02 02:30:45 PM PDT 24 206704666679 ps
T758 /workspace/coverage/default/17.sram_ctrl_mem_walk.4115182520 May 02 01:52:14 PM PDT 24 May 02 01:54:16 PM PDT 24 2062516296 ps
T759 /workspace/coverage/default/39.sram_ctrl_alert_test.3614029487 May 02 01:55:10 PM PDT 24 May 02 01:55:12 PM PDT 24 21824612 ps
T760 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.2079940177 May 02 01:54:26 PM PDT 24 May 02 01:54:50 PM PDT 24 1560218922 ps
T761 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.807206492 May 02 01:51:25 PM PDT 24 May 02 01:51:36 PM PDT 24 1244829341 ps
T762 /workspace/coverage/default/48.sram_ctrl_mem_walk.3401385931 May 02 01:56:55 PM PDT 24 May 02 01:59:15 PM PDT 24 14054438037 ps
T763 /workspace/coverage/default/35.sram_ctrl_lc_escalation.2582583302 May 02 01:54:23 PM PDT 24 May 02 01:54:36 PM PDT 24 1881283370 ps
T764 /workspace/coverage/default/42.sram_ctrl_multiple_keys.316194712 May 02 01:55:32 PM PDT 24 May 02 02:01:27 PM PDT 24 13330351268 ps
T765 /workspace/coverage/default/23.sram_ctrl_mem_walk.1529609259 May 02 01:52:38 PM PDT 24 May 02 01:57:33 PM PDT 24 43021821800 ps
T766 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.3001613968 May 02 01:53:01 PM PDT 24 May 02 01:55:18 PM PDT 24 2361636239 ps
T767 /workspace/coverage/default/2.sram_ctrl_regwen.22501865 May 02 01:51:29 PM PDT 24 May 02 02:02:14 PM PDT 24 3995357987 ps
T768 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.2461806305 May 02 01:51:48 PM PDT 24 May 02 02:00:33 PM PDT 24 10960530690 ps
T36 /workspace/coverage/default/1.sram_ctrl_sec_cm.1644184164 May 02 01:51:25 PM PDT 24 May 02 01:51:30 PM PDT 24 639596351 ps
T769 /workspace/coverage/default/25.sram_ctrl_multiple_keys.1421523155 May 02 01:52:47 PM PDT 24 May 02 02:04:47 PM PDT 24 122250531019 ps
T770 /workspace/coverage/default/31.sram_ctrl_executable.780672610 May 02 01:53:40 PM PDT 24 May 02 01:59:53 PM PDT 24 16095244157 ps
T771 /workspace/coverage/default/17.sram_ctrl_lc_escalation.3901887363 May 02 01:52:15 PM PDT 24 May 02 01:53:50 PM PDT 24 15689839672 ps
T772 /workspace/coverage/default/41.sram_ctrl_lc_escalation.2310104369 May 02 01:55:24 PM PDT 24 May 02 01:56:43 PM PDT 24 11798806883 ps
T773 /workspace/coverage/default/30.sram_ctrl_partial_access_b2b.2988394622 May 02 01:53:25 PM PDT 24 May 02 01:56:57 PM PDT 24 40575636651 ps
T774 /workspace/coverage/default/2.sram_ctrl_bijection.949860526 May 02 01:51:29 PM PDT 24 May 02 02:26:22 PM PDT 24 184089975290 ps
T775 /workspace/coverage/default/46.sram_ctrl_mem_partial_access.877841124 May 02 01:56:29 PM PDT 24 May 02 01:57:42 PM PDT 24 9775015121 ps
T776 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.1875998231 May 02 01:51:58 PM PDT 24 May 02 01:52:57 PM PDT 24 1969089656 ps
T777 /workspace/coverage/default/10.sram_ctrl_max_throughput.874742307 May 02 01:51:43 PM PDT 24 May 02 01:53:34 PM PDT 24 797964798 ps
T778 /workspace/coverage/default/49.sram_ctrl_alert_test.1808054669 May 02 01:57:14 PM PDT 24 May 02 01:57:16 PM PDT 24 14514001 ps
T779 /workspace/coverage/default/25.sram_ctrl_executable.393099300 May 02 01:53:02 PM PDT 24 May 02 01:56:17 PM PDT 24 17953449439 ps
T780 /workspace/coverage/default/2.sram_ctrl_mem_walk.1577439347 May 02 01:51:26 PM PDT 24 May 02 01:53:49 PM PDT 24 27562160944 ps
T781 /workspace/coverage/default/35.sram_ctrl_alert_test.264384168 May 02 01:54:32 PM PDT 24 May 02 01:54:33 PM PDT 24 16189634 ps
T782 /workspace/coverage/default/44.sram_ctrl_mem_walk.2909062975 May 02 01:55:53 PM PDT 24 May 02 01:57:58 PM PDT 24 7894099140 ps
T783 /workspace/coverage/default/33.sram_ctrl_stress_all.3760257502 May 02 01:54:13 PM PDT 24 May 02 02:22:57 PM PDT 24 28486898652 ps
T784 /workspace/coverage/default/39.sram_ctrl_smoke.3179155914 May 02 01:55:02 PM PDT 24 May 02 01:55:16 PM PDT 24 1649133246 ps
T785 /workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.2822822153 May 02 01:51:53 PM PDT 24 May 02 01:52:07 PM PDT 24 6896397552 ps
T786 /workspace/coverage/default/11.sram_ctrl_smoke.3381491304 May 02 01:51:57 PM PDT 24 May 02 01:54:22 PM PDT 24 1319253985 ps
T787 /workspace/coverage/default/25.sram_ctrl_mem_walk.2817189745 May 02 01:52:59 PM PDT 24 May 02 01:55:16 PM PDT 24 6958080037 ps
T788 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.436116048 May 02 01:56:20 PM PDT 24 May 02 01:58:48 PM PDT 24 5210707809 ps
T789 /workspace/coverage/default/8.sram_ctrl_smoke.286624502 May 02 01:51:45 PM PDT 24 May 02 01:52:04 PM PDT 24 10550991145 ps
T790 /workspace/coverage/default/18.sram_ctrl_access_during_key_req.497181847 May 02 01:52:14 PM PDT 24 May 02 02:21:59 PM PDT 24 14393754589 ps
T791 /workspace/coverage/default/4.sram_ctrl_mem_walk.2213332638 May 02 01:51:39 PM PDT 24 May 02 01:53:39 PM PDT 24 4034668321 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%