Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.06 99.81 96.99 100.00 100.00 98.60 99.70 98.33


Total test records in report: 1035
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T112 /workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.3087173155 May 07 12:48:59 PM PDT 24 May 07 12:49:09 PM PDT 24 1329177361 ps
T546 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.1231406191 May 07 12:46:52 PM PDT 24 May 07 12:51:00 PM PDT 24 3731211824 ps
T547 /workspace/coverage/default/3.sram_ctrl_partial_access.3695781894 May 07 12:46:57 PM PDT 24 May 07 12:48:12 PM PDT 24 490086247 ps
T548 /workspace/coverage/default/8.sram_ctrl_stress_pipeline.4120943527 May 07 12:47:20 PM PDT 24 May 07 12:55:47 PM PDT 24 8702797479 ps
T549 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.3588490696 May 07 12:46:54 PM PDT 24 May 07 01:06:47 PM PDT 24 47710443759 ps
T550 /workspace/coverage/default/27.sram_ctrl_ram_cfg.3443944339 May 07 12:48:52 PM PDT 24 May 07 12:48:56 PM PDT 24 352835525 ps
T551 /workspace/coverage/default/12.sram_ctrl_smoke.2999185242 May 07 12:47:31 PM PDT 24 May 07 12:47:54 PM PDT 24 1636461604 ps
T552 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.3330472459 May 07 12:48:38 PM PDT 24 May 07 12:50:25 PM PDT 24 815533059 ps
T553 /workspace/coverage/default/19.sram_ctrl_bijection.2351594223 May 07 12:48:04 PM PDT 24 May 07 01:34:29 PM PDT 24 154075038337 ps
T554 /workspace/coverage/default/1.sram_ctrl_lc_escalation.1522738677 May 07 12:46:46 PM PDT 24 May 07 12:47:25 PM PDT 24 22264377297 ps
T555 /workspace/coverage/default/20.sram_ctrl_alert_test.1018382803 May 07 12:48:13 PM PDT 24 May 07 12:48:15 PM PDT 24 11011792 ps
T556 /workspace/coverage/default/41.sram_ctrl_lc_escalation.1940698384 May 07 12:50:39 PM PDT 24 May 07 12:51:07 PM PDT 24 10677146850 ps
T557 /workspace/coverage/default/0.sram_ctrl_lc_escalation.268677307 May 07 12:46:43 PM PDT 24 May 07 12:47:44 PM PDT 24 40990831721 ps
T558 /workspace/coverage/default/20.sram_ctrl_lc_escalation.1264379195 May 07 12:48:10 PM PDT 24 May 07 12:49:04 PM PDT 24 28134696123 ps
T559 /workspace/coverage/default/38.sram_ctrl_mem_walk.1810355657 May 07 12:50:10 PM PDT 24 May 07 12:55:23 PM PDT 24 65589118182 ps
T560 /workspace/coverage/default/42.sram_ctrl_executable.1950697238 May 07 12:50:44 PM PDT 24 May 07 12:56:22 PM PDT 24 9269311498 ps
T561 /workspace/coverage/default/5.sram_ctrl_smoke.1493182507 May 07 12:47:07 PM PDT 24 May 07 12:47:13 PM PDT 24 1932789893 ps
T562 /workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.1200480127 May 07 12:49:19 PM PDT 24 May 07 12:49:32 PM PDT 24 2871496815 ps
T563 /workspace/coverage/default/36.sram_ctrl_bijection.2627247989 May 07 12:49:58 PM PDT 24 May 07 01:09:29 PM PDT 24 116195172339 ps
T564 /workspace/coverage/default/48.sram_ctrl_partial_access.1017438055 May 07 12:51:22 PM PDT 24 May 07 12:51:40 PM PDT 24 5000468965 ps
T565 /workspace/coverage/default/1.sram_ctrl_mem_partial_access.2892809022 May 07 12:46:53 PM PDT 24 May 07 12:48:51 PM PDT 24 1621813778 ps
T566 /workspace/coverage/default/26.sram_ctrl_regwen.978493249 May 07 12:48:47 PM PDT 24 May 07 12:59:48 PM PDT 24 25912414789 ps
T567 /workspace/coverage/default/2.sram_ctrl_regwen.773637662 May 07 12:46:54 PM PDT 24 May 07 12:48:58 PM PDT 24 1121734381 ps
T568 /workspace/coverage/default/10.sram_ctrl_partial_access.3354871916 May 07 12:47:24 PM PDT 24 May 07 12:49:10 PM PDT 24 2533662939 ps
T569 /workspace/coverage/default/15.sram_ctrl_partial_access.860175391 May 07 12:47:48 PM PDT 24 May 07 12:47:53 PM PDT 24 350874082 ps
T570 /workspace/coverage/default/40.sram_ctrl_executable.2542332359 May 07 12:50:24 PM PDT 24 May 07 01:04:37 PM PDT 24 9439333317 ps
T571 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.937770106 May 07 12:47:58 PM PDT 24 May 07 12:53:08 PM PDT 24 25107075912 ps
T572 /workspace/coverage/default/10.sram_ctrl_regwen.2191068785 May 07 12:47:26 PM PDT 24 May 07 12:59:28 PM PDT 24 41681316028 ps
T573 /workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.1884272253 May 07 12:47:14 PM PDT 24 May 07 12:48:02 PM PDT 24 2825392123 ps
T574 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.2498811048 May 07 12:50:08 PM PDT 24 May 07 12:50:48 PM PDT 24 2920904462 ps
T575 /workspace/coverage/default/19.sram_ctrl_mem_walk.4134390728 May 07 12:48:06 PM PDT 24 May 07 12:52:27 PM PDT 24 26487698323 ps
T576 /workspace/coverage/default/42.sram_ctrl_ram_cfg.3522492180 May 07 12:50:44 PM PDT 24 May 07 12:50:48 PM PDT 24 364709214 ps
T577 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.559533702 May 07 12:50:10 PM PDT 24 May 07 12:56:37 PM PDT 24 6220817625 ps
T578 /workspace/coverage/default/8.sram_ctrl_throughput_w_partial_write.832887633 May 07 12:47:17 PM PDT 24 May 07 12:47:31 PM PDT 24 2786415790 ps
T579 /workspace/coverage/default/30.sram_ctrl_partial_access_b2b.839322429 May 07 12:49:21 PM PDT 24 May 07 12:55:16 PM PDT 24 15308518523 ps
T580 /workspace/coverage/default/29.sram_ctrl_bijection.3851725253 May 07 12:49:06 PM PDT 24 May 07 01:21:45 PM PDT 24 56891396666 ps
T581 /workspace/coverage/default/33.sram_ctrl_mem_walk.1779563953 May 07 12:49:42 PM PDT 24 May 07 12:52:17 PM PDT 24 35894839284 ps
T582 /workspace/coverage/default/43.sram_ctrl_executable.107757931 May 07 12:50:52 PM PDT 24 May 07 01:16:26 PM PDT 24 23950074944 ps
T583 /workspace/coverage/default/22.sram_ctrl_mem_walk.3165505351 May 07 12:48:23 PM PDT 24 May 07 12:50:48 PM PDT 24 63839257495 ps
T584 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.3551087935 May 07 12:51:09 PM PDT 24 May 07 12:52:58 PM PDT 24 1302064459 ps
T585 /workspace/coverage/default/32.sram_ctrl_alert_test.1185357535 May 07 12:49:32 PM PDT 24 May 07 12:49:34 PM PDT 24 12918198 ps
T586 /workspace/coverage/default/3.sram_ctrl_max_throughput.3085141070 May 07 12:46:59 PM PDT 24 May 07 12:47:12 PM PDT 24 744283832 ps
T587 /workspace/coverage/default/12.sram_ctrl_lc_escalation.2924444644 May 07 12:47:32 PM PDT 24 May 07 12:47:44 PM PDT 24 4148627752 ps
T588 /workspace/coverage/default/28.sram_ctrl_executable.3137842976 May 07 12:49:08 PM PDT 24 May 07 12:57:19 PM PDT 24 12310948857 ps
T589 /workspace/coverage/default/27.sram_ctrl_alert_test.1711687261 May 07 12:48:58 PM PDT 24 May 07 12:49:00 PM PDT 24 12596902 ps
T590 /workspace/coverage/default/26.sram_ctrl_bijection.2180483181 May 07 12:48:46 PM PDT 24 May 07 01:07:52 PM PDT 24 58437433256 ps
T591 /workspace/coverage/default/38.sram_ctrl_smoke.4256655041 May 07 12:50:12 PM PDT 24 May 07 12:50:36 PM PDT 24 5476960481 ps
T592 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.3921049192 May 07 12:50:40 PM PDT 24 May 07 12:51:27 PM PDT 24 2076313982 ps
T593 /workspace/coverage/default/32.sram_ctrl_regwen.3076863672 May 07 12:49:35 PM PDT 24 May 07 12:58:14 PM PDT 24 2896041464 ps
T594 /workspace/coverage/default/38.sram_ctrl_max_throughput.3690200233 May 07 12:50:13 PM PDT 24 May 07 12:51:54 PM PDT 24 1541962985 ps
T595 /workspace/coverage/default/16.sram_ctrl_mem_walk.2559124119 May 07 12:47:50 PM PDT 24 May 07 12:51:58 PM PDT 24 4106984709 ps
T596 /workspace/coverage/default/34.sram_ctrl_smoke.2911269475 May 07 12:49:45 PM PDT 24 May 07 12:49:55 PM PDT 24 3666980616 ps
T597 /workspace/coverage/default/28.sram_ctrl_stress_all.2917318241 May 07 12:49:06 PM PDT 24 May 07 01:38:28 PM PDT 24 200896640700 ps
T598 /workspace/coverage/default/49.sram_ctrl_executable.1119150182 May 07 12:51:33 PM PDT 24 May 07 01:00:00 PM PDT 24 23676974112 ps
T599 /workspace/coverage/default/42.sram_ctrl_mem_partial_access.3815580259 May 07 12:50:47 PM PDT 24 May 07 12:53:20 PM PDT 24 5184688240 ps
T600 /workspace/coverage/default/6.sram_ctrl_lc_escalation.137624851 May 07 12:47:16 PM PDT 24 May 07 12:49:17 PM PDT 24 103042462702 ps
T601 /workspace/coverage/default/37.sram_ctrl_stress_all.466222001 May 07 12:50:11 PM PDT 24 May 07 01:21:00 PM PDT 24 68274716106 ps
T602 /workspace/coverage/default/15.sram_ctrl_bijection.3259759306 May 07 12:47:39 PM PDT 24 May 07 01:02:57 PM PDT 24 13626724825 ps
T603 /workspace/coverage/default/17.sram_ctrl_regwen.1293858599 May 07 12:47:50 PM PDT 24 May 07 12:49:48 PM PDT 24 73011164351 ps
T604 /workspace/coverage/default/31.sram_ctrl_partial_access.4118979221 May 07 12:49:30 PM PDT 24 May 07 12:49:39 PM PDT 24 717752580 ps
T605 /workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.2162764013 May 07 12:47:25 PM PDT 24 May 07 12:47:52 PM PDT 24 703967894 ps
T606 /workspace/coverage/default/34.sram_ctrl_multiple_keys.4227022221 May 07 12:49:46 PM PDT 24 May 07 12:55:12 PM PDT 24 8280787295 ps
T607 /workspace/coverage/default/13.sram_ctrl_bijection.1580167235 May 07 12:47:32 PM PDT 24 May 07 01:31:44 PM PDT 24 165519684529 ps
T608 /workspace/coverage/default/45.sram_ctrl_regwen.3761124264 May 07 12:51:04 PM PDT 24 May 07 01:08:40 PM PDT 24 41707103628 ps
T609 /workspace/coverage/default/43.sram_ctrl_mem_walk.1799769914 May 07 12:50:50 PM PDT 24 May 07 12:53:21 PM PDT 24 10298322464 ps
T113 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.1003312846 May 07 12:47:58 PM PDT 24 May 07 12:48:09 PM PDT 24 332265806 ps
T610 /workspace/coverage/default/19.sram_ctrl_executable.1018437655 May 07 12:48:08 PM PDT 24 May 07 01:03:45 PM PDT 24 15146145340 ps
T611 /workspace/coverage/default/29.sram_ctrl_regwen.1766909060 May 07 12:49:13 PM PDT 24 May 07 12:50:53 PM PDT 24 1475224922 ps
T612 /workspace/coverage/default/48.sram_ctrl_multiple_keys.2130238905 May 07 12:51:21 PM PDT 24 May 07 01:08:15 PM PDT 24 14907652680 ps
T613 /workspace/coverage/default/33.sram_ctrl_multiple_keys.1506464210 May 07 12:49:44 PM PDT 24 May 07 12:59:05 PM PDT 24 8167365184 ps
T614 /workspace/coverage/default/35.sram_ctrl_access_during_key_req.2071378866 May 07 12:49:55 PM PDT 24 May 07 01:17:51 PM PDT 24 83272091812 ps
T615 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.1260426124 May 07 12:49:55 PM PDT 24 May 07 12:51:23 PM PDT 24 1589460068 ps
T616 /workspace/coverage/default/23.sram_ctrl_max_throughput.3591273796 May 07 12:48:26 PM PDT 24 May 07 12:50:05 PM PDT 24 3101982466 ps
T617 /workspace/coverage/default/49.sram_ctrl_lc_escalation.4115831330 May 07 12:51:34 PM PDT 24 May 07 12:52:51 PM PDT 24 12623573176 ps
T618 /workspace/coverage/default/22.sram_ctrl_stress_pipeline.1334368145 May 07 12:48:20 PM PDT 24 May 07 12:52:54 PM PDT 24 7476699734 ps
T619 /workspace/coverage/default/41.sram_ctrl_alert_test.2458757597 May 07 12:50:44 PM PDT 24 May 07 12:50:45 PM PDT 24 67760002 ps
T620 /workspace/coverage/default/4.sram_ctrl_smoke.4284163740 May 07 12:46:57 PM PDT 24 May 07 12:48:13 PM PDT 24 446525355 ps
T621 /workspace/coverage/default/24.sram_ctrl_partial_access_b2b.2548278525 May 07 12:48:32 PM PDT 24 May 07 12:53:01 PM PDT 24 46365343431 ps
T622 /workspace/coverage/default/45.sram_ctrl_access_during_key_req.3490262554 May 07 12:51:02 PM PDT 24 May 07 01:04:39 PM PDT 24 11649289315 ps
T623 /workspace/coverage/default/42.sram_ctrl_regwen.943323974 May 07 12:50:45 PM PDT 24 May 07 12:52:09 PM PDT 24 16439278153 ps
T624 /workspace/coverage/default/20.sram_ctrl_access_during_key_req.1006014211 May 07 12:48:14 PM PDT 24 May 07 01:10:53 PM PDT 24 31785663038 ps
T625 /workspace/coverage/default/31.sram_ctrl_smoke.1994311234 May 07 12:49:20 PM PDT 24 May 07 12:49:29 PM PDT 24 2069030357 ps
T626 /workspace/coverage/default/37.sram_ctrl_partial_access.846397559 May 07 12:50:05 PM PDT 24 May 07 12:50:46 PM PDT 24 7348941744 ps
T627 /workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.4064785618 May 07 12:47:31 PM PDT 24 May 07 12:47:54 PM PDT 24 1160036909 ps
T628 /workspace/coverage/default/25.sram_ctrl_alert_test.1892796972 May 07 12:48:45 PM PDT 24 May 07 12:48:47 PM PDT 24 34370061 ps
T629 /workspace/coverage/default/48.sram_ctrl_partial_access_b2b.2938652942 May 07 12:51:21 PM PDT 24 May 07 12:56:17 PM PDT 24 23925553692 ps
T630 /workspace/coverage/default/29.sram_ctrl_partial_access.2464079344 May 07 12:49:09 PM PDT 24 May 07 12:49:33 PM PDT 24 3765453724 ps
T631 /workspace/coverage/default/10.sram_ctrl_ram_cfg.3690118679 May 07 12:47:27 PM PDT 24 May 07 12:47:33 PM PDT 24 4196215359 ps
T632 /workspace/coverage/default/28.sram_ctrl_bijection.724799913 May 07 12:48:59 PM PDT 24 May 07 01:16:28 PM PDT 24 170967618277 ps
T28 /workspace/coverage/default/2.sram_ctrl_sec_cm.2927014394 May 07 12:46:53 PM PDT 24 May 07 12:46:58 PM PDT 24 1045517954 ps
T633 /workspace/coverage/default/41.sram_ctrl_regwen.4144598537 May 07 12:50:37 PM PDT 24 May 07 01:04:48 PM PDT 24 28129564927 ps
T634 /workspace/coverage/default/8.sram_ctrl_mem_walk.1784080782 May 07 12:47:16 PM PDT 24 May 07 12:52:20 PM PDT 24 29291281464 ps
T635 /workspace/coverage/default/12.sram_ctrl_access_during_key_req.3001903580 May 07 12:47:35 PM PDT 24 May 07 01:07:08 PM PDT 24 59110455465 ps
T29 /workspace/coverage/default/4.sram_ctrl_sec_cm.227148826 May 07 12:47:04 PM PDT 24 May 07 12:47:08 PM PDT 24 1902726959 ps
T636 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.941459102 May 07 12:50:58 PM PDT 24 May 07 12:56:05 PM PDT 24 25475564118 ps
T637 /workspace/coverage/default/21.sram_ctrl_mem_walk.2090757345 May 07 12:48:18 PM PDT 24 May 07 12:50:21 PM PDT 24 5803798479 ps
T638 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.1488190081 May 07 12:48:38 PM PDT 24 May 07 12:52:43 PM PDT 24 28284009825 ps
T639 /workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.4103019038 May 07 12:47:10 PM PDT 24 May 07 12:47:19 PM PDT 24 2737656360 ps
T640 /workspace/coverage/default/4.sram_ctrl_partial_access_b2b.3538932657 May 07 12:46:58 PM PDT 24 May 07 12:52:15 PM PDT 24 20335461014 ps
T641 /workspace/coverage/default/47.sram_ctrl_ram_cfg.463857763 May 07 12:51:21 PM PDT 24 May 07 12:51:25 PM PDT 24 355484422 ps
T642 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.172099054 May 07 12:50:37 PM PDT 24 May 07 01:14:54 PM PDT 24 141807452177 ps
T643 /workspace/coverage/default/48.sram_ctrl_lc_escalation.213997872 May 07 12:51:28 PM PDT 24 May 07 12:52:10 PM PDT 24 7217834913 ps
T644 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.1155239142 May 07 12:48:11 PM PDT 24 May 07 12:54:44 PM PDT 24 7955299593 ps
T645 /workspace/coverage/default/3.sram_ctrl_mem_walk.2710681381 May 07 12:46:57 PM PDT 24 May 07 12:51:00 PM PDT 24 4109745248 ps
T646 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.960497059 May 07 12:51:18 PM PDT 24 May 07 12:52:39 PM PDT 24 2316314805 ps
T647 /workspace/coverage/default/49.sram_ctrl_stress_pipeline.4190897789 May 07 12:51:35 PM PDT 24 May 07 12:54:52 PM PDT 24 2983062920 ps
T648 /workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.3593363795 May 07 12:50:30 PM PDT 24 May 07 12:51:02 PM PDT 24 3178874314 ps
T649 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.3104488368 May 07 12:48:32 PM PDT 24 May 07 12:49:08 PM PDT 24 3016681328 ps
T114 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.1494054984 May 07 12:49:48 PM PDT 24 May 07 12:50:00 PM PDT 24 1530441778 ps
T650 /workspace/coverage/default/39.sram_ctrl_executable.2192514292 May 07 12:50:18 PM PDT 24 May 07 12:59:50 PM PDT 24 19414365383 ps
T651 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.2650608245 May 07 12:47:32 PM PDT 24 May 07 12:51:55 PM PDT 24 7573235651 ps
T652 /workspace/coverage/default/34.sram_ctrl_alert_test.2608676046 May 07 12:49:55 PM PDT 24 May 07 12:49:57 PM PDT 24 106923365 ps
T653 /workspace/coverage/default/10.sram_ctrl_access_during_key_req.2744545250 May 07 12:47:27 PM PDT 24 May 07 01:00:56 PM PDT 24 41417471491 ps
T654 /workspace/coverage/default/32.sram_ctrl_stress_pipeline.4023765383 May 07 12:49:32 PM PDT 24 May 07 12:54:28 PM PDT 24 19942624690 ps
T655 /workspace/coverage/default/6.sram_ctrl_partial_access.3384261295 May 07 12:47:12 PM PDT 24 May 07 12:47:38 PM PDT 24 2365725474 ps
T656 /workspace/coverage/default/37.sram_ctrl_access_during_key_req.768660510 May 07 12:50:09 PM PDT 24 May 07 12:51:59 PM PDT 24 14495976765 ps
T657 /workspace/coverage/default/26.sram_ctrl_smoke.3826904362 May 07 12:48:45 PM PDT 24 May 07 12:51:13 PM PDT 24 919676842 ps
T658 /workspace/coverage/default/34.sram_ctrl_mem_walk.2205134284 May 07 12:49:47 PM PDT 24 May 07 12:54:12 PM PDT 24 78757789413 ps
T659 /workspace/coverage/default/49.sram_ctrl_bijection.639050096 May 07 12:51:32 PM PDT 24 May 07 01:24:03 PM PDT 24 28484956552 ps
T660 /workspace/coverage/default/29.sram_ctrl_smoke.1469504653 May 07 12:49:11 PM PDT 24 May 07 12:49:30 PM PDT 24 878064988 ps
T661 /workspace/coverage/default/11.sram_ctrl_partial_access.3744553157 May 07 12:47:26 PM PDT 24 May 07 12:47:39 PM PDT 24 2418805927 ps
T662 /workspace/coverage/default/40.sram_ctrl_stress_all.3333800597 May 07 12:50:31 PM PDT 24 May 07 01:27:13 PM PDT 24 38851242522 ps
T663 /workspace/coverage/default/19.sram_ctrl_alert_test.3793725006 May 07 12:48:03 PM PDT 24 May 07 12:48:04 PM PDT 24 41797647 ps
T664 /workspace/coverage/default/49.sram_ctrl_multiple_keys.4277270 May 07 12:51:32 PM PDT 24 May 07 01:12:06 PM PDT 24 76439139466 ps
T665 /workspace/coverage/default/30.sram_ctrl_ram_cfg.1888463331 May 07 12:49:19 PM PDT 24 May 07 12:49:23 PM PDT 24 677083484 ps
T666 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.4080917397 May 07 12:49:43 PM PDT 24 May 07 12:50:08 PM PDT 24 724908389 ps
T667 /workspace/coverage/default/14.sram_ctrl_executable.1483732617 May 07 12:47:39 PM PDT 24 May 07 01:06:51 PM PDT 24 9162907632 ps
T668 /workspace/coverage/default/23.sram_ctrl_executable.2310614624 May 07 12:48:31 PM PDT 24 May 07 12:51:41 PM PDT 24 8747335353 ps
T669 /workspace/coverage/default/38.sram_ctrl_lc_escalation.1842431085 May 07 12:50:14 PM PDT 24 May 07 12:50:22 PM PDT 24 1283964693 ps
T670 /workspace/coverage/default/13.sram_ctrl_mem_partial_access.907763626 May 07 12:47:38 PM PDT 24 May 07 12:50:11 PM PDT 24 9948090776 ps
T671 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.452220808 May 07 12:47:10 PM PDT 24 May 07 12:50:53 PM PDT 24 8028256753 ps
T672 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.1793210090 May 07 12:47:25 PM PDT 24 May 07 12:59:47 PM PDT 24 10338757673 ps
T673 /workspace/coverage/default/42.sram_ctrl_smoke.2943702873 May 07 12:50:43 PM PDT 24 May 07 12:50:51 PM PDT 24 5571813731 ps
T674 /workspace/coverage/default/26.sram_ctrl_multiple_keys.162422148 May 07 12:48:43 PM PDT 24 May 07 12:52:38 PM PDT 24 22423254886 ps
T675 /workspace/coverage/default/4.sram_ctrl_stress_all.564979071 May 07 12:47:03 PM PDT 24 May 07 02:53:18 PM PDT 24 1994881934323 ps
T676 /workspace/coverage/default/46.sram_ctrl_mem_walk.3947933948 May 07 12:51:18 PM PDT 24 May 07 12:53:20 PM PDT 24 2019059872 ps
T677 /workspace/coverage/default/12.sram_ctrl_executable.3635206715 May 07 12:47:38 PM PDT 24 May 07 01:01:36 PM PDT 24 108100754308 ps
T678 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.1864421099 May 07 12:48:12 PM PDT 24 May 07 12:51:04 PM PDT 24 11345620514 ps
T679 /workspace/coverage/default/44.sram_ctrl_ram_cfg.3912801861 May 07 12:50:56 PM PDT 24 May 07 12:51:01 PM PDT 24 3362207036 ps
T680 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.2252698770 May 07 12:48:24 PM PDT 24 May 07 12:49:20 PM PDT 24 3084500246 ps
T681 /workspace/coverage/default/6.sram_ctrl_stress_all.629284798 May 07 12:47:12 PM PDT 24 May 07 01:06:03 PM PDT 24 22676881680 ps
T682 /workspace/coverage/default/19.sram_ctrl_multiple_keys.901376096 May 07 12:48:04 PM PDT 24 May 07 01:05:59 PM PDT 24 35941373716 ps
T683 /workspace/coverage/default/24.sram_ctrl_regwen.3065999351 May 07 12:48:32 PM PDT 24 May 07 12:48:57 PM PDT 24 7279081866 ps
T684 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.2485540339 May 07 12:47:57 PM PDT 24 May 07 12:50:19 PM PDT 24 2474708434 ps
T685 /workspace/coverage/default/15.sram_ctrl_mem_partial_access.4139313480 May 07 12:47:44 PM PDT 24 May 07 12:48:48 PM PDT 24 950776435 ps
T686 /workspace/coverage/default/28.sram_ctrl_ram_cfg.1604139334 May 07 12:49:06 PM PDT 24 May 07 12:49:10 PM PDT 24 1398117631 ps
T687 /workspace/coverage/default/30.sram_ctrl_bijection.2232939238 May 07 12:49:12 PM PDT 24 May 07 01:32:48 PM PDT 24 805155388640 ps
T688 /workspace/coverage/default/10.sram_ctrl_executable.4106210261 May 07 12:47:26 PM PDT 24 May 07 12:50:14 PM PDT 24 4937960080 ps
T689 /workspace/coverage/default/47.sram_ctrl_access_during_key_req.3179209558 May 07 12:51:22 PM PDT 24 May 07 01:10:24 PM PDT 24 64114925107 ps
T690 /workspace/coverage/default/28.sram_ctrl_max_throughput.2598183326 May 07 12:48:57 PM PDT 24 May 07 12:49:28 PM PDT 24 2854881415 ps
T691 /workspace/coverage/default/15.sram_ctrl_regwen.3239383220 May 07 12:47:45 PM PDT 24 May 07 01:20:24 PM PDT 24 18671869815 ps
T692 /workspace/coverage/default/36.sram_ctrl_multiple_keys.3184358347 May 07 12:49:59 PM PDT 24 May 07 12:54:58 PM PDT 24 5710724983 ps
T693 /workspace/coverage/default/11.sram_ctrl_multiple_keys.2773665262 May 07 12:47:27 PM PDT 24 May 07 01:06:03 PM PDT 24 12243111407 ps
T694 /workspace/coverage/default/44.sram_ctrl_access_during_key_req.1399376945 May 07 12:50:57 PM PDT 24 May 07 12:57:31 PM PDT 24 29804354381 ps
T695 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.3538779221 May 07 12:48:05 PM PDT 24 May 07 12:48:26 PM PDT 24 707267583 ps
T696 /workspace/coverage/default/40.sram_ctrl_partial_access.2867019407 May 07 12:50:26 PM PDT 24 May 07 12:50:48 PM PDT 24 962708625 ps
T697 /workspace/coverage/default/48.sram_ctrl_alert_test.1819161263 May 07 12:51:29 PM PDT 24 May 07 12:51:31 PM PDT 24 41635121 ps
T698 /workspace/coverage/default/3.sram_ctrl_ram_cfg.1109457141 May 07 12:46:59 PM PDT 24 May 07 12:47:04 PM PDT 24 682831437 ps
T699 /workspace/coverage/default/2.sram_ctrl_mem_walk.3841291386 May 07 12:46:51 PM PDT 24 May 07 12:49:28 PM PDT 24 62586704648 ps
T700 /workspace/coverage/default/47.sram_ctrl_mem_partial_access.1193292287 May 07 12:51:20 PM PDT 24 May 07 12:53:45 PM PDT 24 4995278876 ps
T701 /workspace/coverage/default/11.sram_ctrl_stress_all.928447580 May 07 12:47:36 PM PDT 24 May 07 01:13:06 PM PDT 24 75752710329 ps
T702 /workspace/coverage/default/47.sram_ctrl_alert_test.3800694852 May 07 12:51:21 PM PDT 24 May 07 12:51:23 PM PDT 24 171754777 ps
T703 /workspace/coverage/default/15.sram_ctrl_smoke.3874473723 May 07 12:47:37 PM PDT 24 May 07 12:47:47 PM PDT 24 1455498229 ps
T704 /workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.3129050488 May 07 12:49:25 PM PDT 24 May 07 12:50:50 PM PDT 24 763143899 ps
T705 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.2242948002 May 07 12:51:27 PM PDT 24 May 07 12:51:41 PM PDT 24 499662059 ps
T706 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.4104872483 May 07 12:47:32 PM PDT 24 May 07 12:48:39 PM PDT 24 977082560 ps
T707 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.1962716207 May 07 12:48:45 PM PDT 24 May 07 12:56:32 PM PDT 24 38172176144 ps
T708 /workspace/coverage/default/47.sram_ctrl_multiple_keys.3531696967 May 07 12:51:17 PM PDT 24 May 07 01:08:33 PM PDT 24 25423728462 ps
T709 /workspace/coverage/default/27.sram_ctrl_mem_walk.1001058419 May 07 12:48:53 PM PDT 24 May 07 12:51:28 PM PDT 24 9127214333 ps
T710 /workspace/coverage/default/13.sram_ctrl_max_throughput.375476059 May 07 12:47:31 PM PDT 24 May 07 12:48:01 PM PDT 24 2958213359 ps
T711 /workspace/coverage/default/30.sram_ctrl_mem_walk.2061722049 May 07 12:49:21 PM PDT 24 May 07 12:51:52 PM PDT 24 39656890918 ps
T712 /workspace/coverage/default/14.sram_ctrl_lc_escalation.2782991900 May 07 12:47:37 PM PDT 24 May 07 12:48:07 PM PDT 24 8227927405 ps
T713 /workspace/coverage/default/34.sram_ctrl_partial_access.4155025531 May 07 12:49:48 PM PDT 24 May 07 12:52:08 PM PDT 24 1600570215 ps
T714 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.1392502688 May 07 12:51:35 PM PDT 24 May 07 12:53:36 PM PDT 24 6432685805 ps
T715 /workspace/coverage/default/10.sram_ctrl_lc_escalation.3842427932 May 07 12:47:27 PM PDT 24 May 07 12:48:40 PM PDT 24 23541571840 ps
T716 /workspace/coverage/default/18.sram_ctrl_max_throughput.3295393893 May 07 12:47:58 PM PDT 24 May 07 12:49:02 PM PDT 24 1881145542 ps
T717 /workspace/coverage/default/29.sram_ctrl_multiple_keys.3990730606 May 07 12:49:06 PM PDT 24 May 07 12:59:37 PM PDT 24 31969127459 ps
T718 /workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.241778125 May 07 12:48:03 PM PDT 24 May 07 12:48:13 PM PDT 24 595511664 ps
T719 /workspace/coverage/default/27.sram_ctrl_smoke.2982070178 May 07 12:48:52 PM PDT 24 May 07 12:50:56 PM PDT 24 783910737 ps
T720 /workspace/coverage/default/32.sram_ctrl_partial_access_b2b.1561150286 May 07 12:49:31 PM PDT 24 May 07 12:52:59 PM PDT 24 15449904861 ps
T721 /workspace/coverage/default/12.sram_ctrl_stress_all.2271981439 May 07 12:47:31 PM PDT 24 May 07 01:22:35 PM PDT 24 46016932056 ps
T722 /workspace/coverage/default/45.sram_ctrl_lc_escalation.427190637 May 07 12:51:03 PM PDT 24 May 07 12:51:42 PM PDT 24 10373984754 ps
T723 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.2675169124 May 07 12:49:56 PM PDT 24 May 07 01:06:16 PM PDT 24 42529373341 ps
T724 /workspace/coverage/default/41.sram_ctrl_mem_walk.185964892 May 07 12:50:38 PM PDT 24 May 07 12:54:36 PM PDT 24 15772905999 ps
T725 /workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.150498888 May 07 12:47:06 PM PDT 24 May 07 12:48:00 PM PDT 24 3763933057 ps
T726 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.3641252647 May 07 12:50:24 PM PDT 24 May 07 12:50:49 PM PDT 24 734370368 ps
T727 /workspace/coverage/default/27.sram_ctrl_partial_access_b2b.2340259640 May 07 12:48:54 PM PDT 24 May 07 12:54:48 PM PDT 24 47883807739 ps
T728 /workspace/coverage/default/47.sram_ctrl_executable.3176975023 May 07 12:51:21 PM PDT 24 May 07 01:03:13 PM PDT 24 99194965309 ps
T729 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.341748460 May 07 12:47:12 PM PDT 24 May 07 12:48:17 PM PDT 24 1928815223 ps
T730 /workspace/coverage/default/46.sram_ctrl_alert_test.2181619038 May 07 12:51:17 PM PDT 24 May 07 12:51:19 PM PDT 24 13684864 ps
T731 /workspace/coverage/default/25.sram_ctrl_multiple_keys.4941245 May 07 12:48:45 PM PDT 24 May 07 01:03:36 PM PDT 24 21265338656 ps
T732 /workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.1915475112 May 07 12:49:00 PM PDT 24 May 07 12:49:17 PM PDT 24 511125509 ps
T733 /workspace/coverage/default/11.sram_ctrl_bijection.2532411859 May 07 12:47:30 PM PDT 24 May 07 01:03:26 PM PDT 24 115393918719 ps
T734 /workspace/coverage/default/34.sram_ctrl_regwen.1189587516 May 07 12:49:46 PM PDT 24 May 07 12:54:42 PM PDT 24 37454292989 ps
T735 /workspace/coverage/default/35.sram_ctrl_stress_all.1579023101 May 07 12:49:59 PM PDT 24 May 07 12:53:37 PM PDT 24 10772458945 ps
T736 /workspace/coverage/default/19.sram_ctrl_regwen.3649571333 May 07 12:48:07 PM PDT 24 May 07 01:08:09 PM PDT 24 69689314725 ps
T737 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.3049945160 May 07 12:50:05 PM PDT 24 May 07 12:52:39 PM PDT 24 32284420291 ps
T738 /workspace/coverage/default/46.sram_ctrl_smoke.1698783949 May 07 12:51:11 PM PDT 24 May 07 12:51:52 PM PDT 24 1036546066 ps
T739 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.757846162 May 07 12:49:38 PM PDT 24 May 07 12:52:10 PM PDT 24 37512646491 ps
T740 /workspace/coverage/default/30.sram_ctrl_partial_access.925553286 May 07 12:49:21 PM PDT 24 May 07 12:49:35 PM PDT 24 2486128747 ps
T741 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.1545512960 May 07 12:47:50 PM PDT 24 May 07 12:49:24 PM PDT 24 2939334227 ps
T742 /workspace/coverage/default/2.sram_ctrl_ram_cfg.2931948184 May 07 12:46:50 PM PDT 24 May 07 12:46:55 PM PDT 24 355365346 ps
T743 /workspace/coverage/default/17.sram_ctrl_mem_walk.3360804645 May 07 12:47:51 PM PDT 24 May 07 12:52:45 PM PDT 24 43060537188 ps
T744 /workspace/coverage/default/38.sram_ctrl_stress_all.1332556251 May 07 12:50:19 PM PDT 24 May 07 03:04:01 PM PDT 24 879076484751 ps
T745 /workspace/coverage/default/16.sram_ctrl_ram_cfg.1972014362 May 07 12:47:44 PM PDT 24 May 07 12:47:49 PM PDT 24 1342504955 ps
T746 /workspace/coverage/default/7.sram_ctrl_multiple_keys.1118533921 May 07 12:47:13 PM PDT 24 May 07 01:07:07 PM PDT 24 38904971108 ps
T747 /workspace/coverage/default/45.sram_ctrl_ram_cfg.3994972768 May 07 12:51:03 PM PDT 24 May 07 12:51:08 PM PDT 24 943727433 ps
T748 /workspace/coverage/default/30.sram_ctrl_executable.2392289782 May 07 12:49:18 PM PDT 24 May 07 12:57:29 PM PDT 24 4029541420 ps
T749 /workspace/coverage/default/9.sram_ctrl_stress_all.369625974 May 07 12:47:19 PM PDT 24 May 07 01:46:46 PM PDT 24 103274675290 ps
T750 /workspace/coverage/default/14.sram_ctrl_max_throughput.3879951108 May 07 12:47:40 PM PDT 24 May 07 12:47:54 PM PDT 24 6207277741 ps
T751 /workspace/coverage/default/18.sram_ctrl_lc_escalation.3823834226 May 07 12:47:57 PM PDT 24 May 07 12:48:47 PM PDT 24 8168885295 ps
T752 /workspace/coverage/default/31.sram_ctrl_access_during_key_req.2265045439 May 07 12:49:26 PM PDT 24 May 07 01:05:25 PM PDT 24 49789795708 ps
T753 /workspace/coverage/default/2.sram_ctrl_max_throughput.1533961212 May 07 12:46:53 PM PDT 24 May 07 12:47:29 PM PDT 24 743720022 ps
T754 /workspace/coverage/default/46.sram_ctrl_stress_all.1500954327 May 07 12:51:19 PM PDT 24 May 07 03:17:24 PM PDT 24 263164120659 ps
T755 /workspace/coverage/default/33.sram_ctrl_stress_all.4094163297 May 07 12:49:38 PM PDT 24 May 07 01:19:05 PM PDT 24 104430159732 ps
T756 /workspace/coverage/default/1.sram_ctrl_alert_test.2440729208 May 07 12:46:51 PM PDT 24 May 07 12:46:53 PM PDT 24 16145929 ps
T757 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.3067314521 May 07 12:48:10 PM PDT 24 May 07 12:49:26 PM PDT 24 5228321179 ps
T758 /workspace/coverage/default/43.sram_ctrl_max_throughput.358864933 May 07 12:50:52 PM PDT 24 May 07 12:51:01 PM PDT 24 4472907875 ps
T759 /workspace/coverage/default/44.sram_ctrl_max_throughput.2499897699 May 07 12:50:58 PM PDT 24 May 07 12:53:37 PM PDT 24 1776487172 ps
T760 /workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.2200974561 May 07 12:48:54 PM PDT 24 May 07 12:51:27 PM PDT 24 1597786126 ps
T761 /workspace/coverage/default/0.sram_ctrl_stress_all.1891290966 May 07 12:46:50 PM PDT 24 May 07 01:35:55 PM PDT 24 136664140300 ps
T762 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.3809591659 May 07 12:50:08 PM PDT 24 May 07 12:59:48 PM PDT 24 28106392875 ps
T763 /workspace/coverage/default/39.sram_ctrl_regwen.557262737 May 07 12:50:24 PM PDT 24 May 07 12:55:25 PM PDT 24 8054173265 ps
T764 /workspace/coverage/default/12.sram_ctrl_max_throughput.2272783139 May 07 12:47:32 PM PDT 24 May 07 12:48:11 PM PDT 24 3119190540 ps
T765 /workspace/coverage/default/27.sram_ctrl_stress_all.1172409514 May 07 12:49:03 PM PDT 24 May 07 01:51:15 PM PDT 24 535665361030 ps
T766 /workspace/coverage/default/5.sram_ctrl_ram_cfg.2624198938 May 07 12:47:06 PM PDT 24 May 07 12:47:11 PM PDT 24 658256763 ps
T767 /workspace/coverage/default/47.sram_ctrl_smoke.763511284 May 07 12:51:18 PM PDT 24 May 07 12:51:36 PM PDT 24 1068524314 ps
T768 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.4211861159 May 07 12:46:54 PM PDT 24 May 07 12:47:09 PM PDT 24 2001224559 ps
T769 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.1035211123 May 07 12:47:19 PM PDT 24 May 07 12:52:43 PM PDT 24 13979724489 ps
T770 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.1565280580 May 07 12:51:33 PM PDT 24 May 07 12:52:25 PM PDT 24 897881543 ps
T771 /workspace/coverage/default/17.sram_ctrl_executable.3951156754 May 07 12:47:50 PM PDT 24 May 07 12:56:27 PM PDT 24 3076557282 ps
T772 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.2764521482 May 07 12:46:50 PM PDT 24 May 07 12:48:05 PM PDT 24 2369222836 ps
T773 /workspace/coverage/default/9.sram_ctrl_max_throughput.4272393994 May 07 12:47:19 PM PDT 24 May 07 12:48:44 PM PDT 24 3099884538 ps
T774 /workspace/coverage/default/49.sram_ctrl_partial_access_b2b.1815925022 May 07 12:51:35 PM PDT 24 May 07 12:58:49 PM PDT 24 30940099331 ps
T775 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.2804914788 May 07 12:51:09 PM PDT 24 May 07 12:55:00 PM PDT 24 13189536042 ps
T776 /workspace/coverage/default/0.sram_ctrl_partial_access_b2b.3309016931 May 07 12:46:45 PM PDT 24 May 07 12:54:37 PM PDT 24 69165092944 ps
T777 /workspace/coverage/default/23.sram_ctrl_bijection.3724539046 May 07 12:48:24 PM PDT 24 May 07 01:18:25 PM PDT 24 98349083831 ps
T778 /workspace/coverage/default/21.sram_ctrl_lc_escalation.2502767330 May 07 12:48:19 PM PDT 24 May 07 12:49:40 PM PDT 24 14446250906 ps
T779 /workspace/coverage/default/7.sram_ctrl_bijection.465635860 May 07 12:47:10 PM PDT 24 May 07 01:04:34 PM PDT 24 46216706415 ps
T780 /workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.932860727 May 07 12:48:12 PM PDT 24 May 07 12:50:14 PM PDT 24 5626040664 ps
T781 /workspace/coverage/default/43.sram_ctrl_multiple_keys.609676185 May 07 12:50:49 PM PDT 24 May 07 01:11:08 PM PDT 24 24102718701 ps
T782 /workspace/coverage/default/18.sram_ctrl_bijection.1297349426 May 07 12:47:57 PM PDT 24 May 07 01:12:05 PM PDT 24 44405391601 ps
T783 /workspace/coverage/default/16.sram_ctrl_partial_access.2179347453 May 07 12:47:44 PM PDT 24 May 07 12:50:01 PM PDT 24 1283167860 ps
T784 /workspace/coverage/default/4.sram_ctrl_partial_access.799622528 May 07 12:46:58 PM PDT 24 May 07 12:47:17 PM PDT 24 2410770187 ps
T785 /workspace/coverage/default/4.sram_ctrl_alert_test.1709660380 May 07 12:47:04 PM PDT 24 May 07 12:47:06 PM PDT 24 31319214 ps
T786 /workspace/coverage/default/17.sram_ctrl_alert_test.1102348760 May 07 12:47:58 PM PDT 24 May 07 12:48:00 PM PDT 24 31536786 ps
T787 /workspace/coverage/default/26.sram_ctrl_max_throughput.3134421440 May 07 12:48:48 PM PDT 24 May 07 12:51:02 PM PDT 24 777266719 ps
T788 /workspace/coverage/default/39.sram_ctrl_lc_escalation.1909981565 May 07 12:50:17 PM PDT 24 May 07 12:51:36 PM PDT 24 12322741827 ps
T789 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.2393134689 May 07 12:48:32 PM PDT 24 May 07 12:58:35 PM PDT 24 32975044571 ps
T790 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.3236146862 May 07 12:47:14 PM PDT 24 May 07 12:47:36 PM PDT 24 3512417773 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%