Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.09 99.81 96.99 100.00 100.00 98.60 99.70 98.52


Total test records in report: 1040
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html
T306 /workspace/coverage/default/11.sram_ctrl_multiple_keys.239271387 May 23 02:59:44 PM PDT 24 May 23 03:27:35 PM PDT 24 8053065378 ps
T307 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.2966299849 May 23 03:01:10 PM PDT 24 May 23 03:03:18 PM PDT 24 10410460483 ps
T308 /workspace/coverage/default/34.sram_ctrl_executable.3215163052 May 23 03:06:51 PM PDT 24 May 23 03:23:46 PM PDT 24 18674107774 ps
T309 /workspace/coverage/default/26.sram_ctrl_stress_all.907515668 May 23 03:04:11 PM PDT 24 May 23 03:53:36 PM PDT 24 79983278803 ps
T310 /workspace/coverage/default/21.sram_ctrl_lc_escalation.145028329 May 23 03:02:21 PM PDT 24 May 23 03:03:35 PM PDT 24 40785936834 ps
T311 /workspace/coverage/default/9.sram_ctrl_partial_access.2354904258 May 23 02:59:18 PM PDT 24 May 23 02:59:50 PM PDT 24 935305427 ps
T312 /workspace/coverage/default/2.sram_ctrl_alert_test.3632940824 May 23 02:58:17 PM PDT 24 May 23 02:58:21 PM PDT 24 50678328 ps
T313 /workspace/coverage/default/17.sram_ctrl_partial_access_b2b.855498411 May 23 03:01:12 PM PDT 24 May 23 03:06:06 PM PDT 24 12112544932 ps
T314 /workspace/coverage/default/27.sram_ctrl_alert_test.922141291 May 23 03:04:32 PM PDT 24 May 23 03:04:34 PM PDT 24 48210186 ps
T315 /workspace/coverage/default/44.sram_ctrl_partial_access.720397316 May 23 03:11:31 PM PDT 24 May 23 03:11:51 PM PDT 24 12082941864 ps
T316 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.2373999508 May 23 03:11:33 PM PDT 24 May 23 03:15:58 PM PDT 24 4654544516 ps
T317 /workspace/coverage/default/29.sram_ctrl_ram_cfg.1652301654 May 23 03:05:10 PM PDT 24 May 23 03:05:14 PM PDT 24 1350172274 ps
T318 /workspace/coverage/default/42.sram_ctrl_mem_walk.1614181844 May 23 03:11:13 PM PDT 24 May 23 03:13:50 PM PDT 24 62546894063 ps
T319 /workspace/coverage/default/31.sram_ctrl_partial_access.3431260528 May 23 03:06:08 PM PDT 24 May 23 03:06:27 PM PDT 24 2556142369 ps
T320 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.2333418506 May 23 03:12:28 PM PDT 24 May 23 03:12:38 PM PDT 24 409793262 ps
T321 /workspace/coverage/default/37.sram_ctrl_stress_pipeline.1763865230 May 23 03:08:08 PM PDT 24 May 23 03:13:34 PM PDT 24 36010029194 ps
T322 /workspace/coverage/default/40.sram_ctrl_regwen.2015496675 May 23 03:10:43 PM PDT 24 May 23 03:16:23 PM PDT 24 4189155756 ps
T323 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.2965455771 May 23 03:11:38 PM PDT 24 May 23 03:12:11 PM PDT 24 1119902358 ps
T324 /workspace/coverage/default/49.sram_ctrl_lc_escalation.1451217920 May 23 03:13:52 PM PDT 24 May 23 03:14:38 PM PDT 24 31737228543 ps
T325 /workspace/coverage/default/44.sram_ctrl_mem_partial_access.2100339338 May 23 03:11:38 PM PDT 24 May 23 03:12:58 PM PDT 24 4814713950 ps
T326 /workspace/coverage/default/4.sram_ctrl_max_throughput.447752566 May 23 02:58:28 PM PDT 24 May 23 03:00:56 PM PDT 24 1596045467 ps
T327 /workspace/coverage/default/15.sram_ctrl_mem_walk.3237475892 May 23 03:00:50 PM PDT 24 May 23 03:03:09 PM PDT 24 7061622689 ps
T328 /workspace/coverage/default/37.sram_ctrl_alert_test.118460592 May 23 03:08:28 PM PDT 24 May 23 03:08:31 PM PDT 24 11061248 ps
T108 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.4062156126 May 23 02:59:59 PM PDT 24 May 23 03:02:32 PM PDT 24 1503205982 ps
T329 /workspace/coverage/default/10.sram_ctrl_mem_walk.1208230970 May 23 02:59:31 PM PDT 24 May 23 03:02:16 PM PDT 24 76741859598 ps
T330 /workspace/coverage/default/8.sram_ctrl_partial_access_b2b.1003352315 May 23 02:58:51 PM PDT 24 May 23 03:06:34 PM PDT 24 76781721901 ps
T331 /workspace/coverage/default/18.sram_ctrl_regwen.3883635381 May 23 03:01:35 PM PDT 24 May 23 03:11:49 PM PDT 24 85581987903 ps
T332 /workspace/coverage/default/21.sram_ctrl_max_throughput.438802075 May 23 03:02:21 PM PDT 24 May 23 03:03:59 PM PDT 24 766837561 ps
T333 /workspace/coverage/default/22.sram_ctrl_regwen.1076066830 May 23 03:02:54 PM PDT 24 May 23 03:22:03 PM PDT 24 9634381387 ps
T334 /workspace/coverage/default/32.sram_ctrl_partial_access_b2b.3193956262 May 23 03:06:10 PM PDT 24 May 23 03:10:06 PM PDT 24 9526207958 ps
T335 /workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.2527462190 May 23 02:58:18 PM PDT 24 May 23 02:58:33 PM PDT 24 366569564 ps
T336 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.3468777370 May 23 03:10:44 PM PDT 24 May 23 03:22:52 PM PDT 24 25763582938 ps
T337 /workspace/coverage/default/39.sram_ctrl_ram_cfg.2817179617 May 23 03:09:06 PM PDT 24 May 23 03:09:11 PM PDT 24 349288633 ps
T17 /workspace/coverage/default/4.sram_ctrl_sec_cm.2891359685 May 23 02:58:54 PM PDT 24 May 23 02:59:00 PM PDT 24 1366829125 ps
T338 /workspace/coverage/default/15.sram_ctrl_alert_test.1236299019 May 23 03:00:50 PM PDT 24 May 23 03:00:54 PM PDT 24 51046114 ps
T339 /workspace/coverage/default/2.sram_ctrl_partial_access_b2b.3590071434 May 23 02:58:17 PM PDT 24 May 23 03:03:35 PM PDT 24 21763888815 ps
T340 /workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.2296336469 May 23 03:00:00 PM PDT 24 May 23 03:01:14 PM PDT 24 1702070329 ps
T341 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.181223226 May 23 03:08:28 PM PDT 24 May 23 03:09:47 PM PDT 24 9089450741 ps
T342 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.2549257020 May 23 03:06:35 PM PDT 24 May 23 03:13:35 PM PDT 24 1671323879 ps
T343 /workspace/coverage/default/5.sram_ctrl_multiple_keys.3847998108 May 23 02:58:48 PM PDT 24 May 23 03:13:18 PM PDT 24 14751971207 ps
T344 /workspace/coverage/default/1.sram_ctrl_stress_all.3975855131 May 23 02:58:22 PM PDT 24 May 23 04:25:55 PM PDT 24 222850278300 ps
T345 /workspace/coverage/default/42.sram_ctrl_partial_access_b2b.752898780 May 23 03:11:13 PM PDT 24 May 23 03:16:08 PM PDT 24 22901550058 ps
T346 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.3518608083 May 23 03:03:26 PM PDT 24 May 23 03:04:54 PM PDT 24 3448572117 ps
T347 /workspace/coverage/default/9.sram_ctrl_mem_walk.764814402 May 23 02:59:31 PM PDT 24 May 23 03:04:08 PM PDT 24 14356407172 ps
T348 /workspace/coverage/default/35.sram_ctrl_multiple_keys.4206172061 May 23 03:07:08 PM PDT 24 May 23 03:16:29 PM PDT 24 6628963381 ps
T349 /workspace/coverage/default/26.sram_ctrl_multiple_keys.656331332 May 23 03:03:50 PM PDT 24 May 23 03:18:11 PM PDT 24 105442975212 ps
T350 /workspace/coverage/default/7.sram_ctrl_ram_cfg.1658761664 May 23 02:58:50 PM PDT 24 May 23 02:58:56 PM PDT 24 725854363 ps
T351 /workspace/coverage/default/36.sram_ctrl_regwen.1324927029 May 23 03:07:44 PM PDT 24 May 23 03:33:29 PM PDT 24 56079097683 ps
T352 /workspace/coverage/default/17.sram_ctrl_multiple_keys.3479476710 May 23 03:01:11 PM PDT 24 May 23 03:03:31 PM PDT 24 4715918147 ps
T353 /workspace/coverage/default/37.sram_ctrl_regwen.1423631357 May 23 03:08:08 PM PDT 24 May 23 03:35:59 PM PDT 24 62841465324 ps
T354 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.1394380443 May 23 03:10:43 PM PDT 24 May 23 03:17:48 PM PDT 24 10163405945 ps
T355 /workspace/coverage/default/49.sram_ctrl_mem_walk.2842465737 May 23 03:13:54 PM PDT 24 May 23 03:16:01 PM PDT 24 2063349000 ps
T356 /workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.1319766623 May 23 02:59:18 PM PDT 24 May 23 02:59:34 PM PDT 24 2886328227 ps
T357 /workspace/coverage/default/44.sram_ctrl_smoke.3132850223 May 23 03:11:34 PM PDT 24 May 23 03:11:56 PM PDT 24 3835439770 ps
T358 /workspace/coverage/default/31.sram_ctrl_alert_test.2506000251 May 23 03:06:10 PM PDT 24 May 23 03:06:12 PM PDT 24 14685401 ps
T359 /workspace/coverage/default/33.sram_ctrl_ram_cfg.2672626710 May 23 03:06:38 PM PDT 24 May 23 03:06:45 PM PDT 24 5592661036 ps
T109 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.1551462419 May 23 03:13:38 PM PDT 24 May 23 03:14:49 PM PDT 24 3778718233 ps
T360 /workspace/coverage/default/47.sram_ctrl_multiple_keys.793630391 May 23 03:12:29 PM PDT 24 May 23 03:15:46 PM PDT 24 4233252436 ps
T361 /workspace/coverage/default/12.sram_ctrl_lc_escalation.2578615792 May 23 03:00:00 PM PDT 24 May 23 03:00:43 PM PDT 24 8019801120 ps
T362 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.56509462 May 23 03:11:33 PM PDT 24 May 23 03:14:18 PM PDT 24 1595926166 ps
T363 /workspace/coverage/default/38.sram_ctrl_bijection.1504866627 May 23 03:08:28 PM PDT 24 May 23 03:20:26 PM PDT 24 22555276675 ps
T364 /workspace/coverage/default/30.sram_ctrl_mem_walk.2323954700 May 23 03:05:28 PM PDT 24 May 23 03:07:55 PM PDT 24 9248128094 ps
T365 /workspace/coverage/default/37.sram_ctrl_smoke.218634244 May 23 03:07:46 PM PDT 24 May 23 03:08:31 PM PDT 24 2889207209 ps
T366 /workspace/coverage/default/14.sram_ctrl_max_throughput.1319807945 May 23 03:00:15 PM PDT 24 May 23 03:02:26 PM PDT 24 1620575222 ps
T367 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.3368076312 May 23 03:02:35 PM PDT 24 May 23 03:04:26 PM PDT 24 795397538 ps
T368 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.3576407262 May 23 03:00:15 PM PDT 24 May 23 03:03:17 PM PDT 24 11106440806 ps
T369 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.3090465480 May 23 02:59:59 PM PDT 24 May 23 03:09:35 PM PDT 24 50554538122 ps
T370 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.1298346645 May 23 02:58:50 PM PDT 24 May 23 03:00:05 PM PDT 24 1645069637 ps
T371 /workspace/coverage/default/17.sram_ctrl_regwen.3045769136 May 23 03:01:11 PM PDT 24 May 23 03:15:20 PM PDT 24 25231733743 ps
T372 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.3749602338 May 23 02:58:22 PM PDT 24 May 23 03:05:04 PM PDT 24 19492276985 ps
T373 /workspace/coverage/default/14.sram_ctrl_executable.2322590510 May 23 03:00:15 PM PDT 24 May 23 03:17:04 PM PDT 24 8984416054 ps
T374 /workspace/coverage/default/20.sram_ctrl_access_during_key_req.4269163674 May 23 03:02:00 PM PDT 24 May 23 03:16:11 PM PDT 24 45728764908 ps
T375 /workspace/coverage/default/37.sram_ctrl_lc_escalation.3614029985 May 23 03:08:08 PM PDT 24 May 23 03:09:22 PM PDT 24 10816334949 ps
T376 /workspace/coverage/default/28.sram_ctrl_multiple_keys.1005278850 May 23 03:04:30 PM PDT 24 May 23 03:33:36 PM PDT 24 76356861320 ps
T377 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.186782153 May 23 02:58:50 PM PDT 24 May 23 03:00:04 PM PDT 24 1875767997 ps
T378 /workspace/coverage/default/25.sram_ctrl_lc_escalation.1017442507 May 23 03:03:52 PM PDT 24 May 23 03:04:47 PM PDT 24 27463779364 ps
T379 /workspace/coverage/default/30.sram_ctrl_smoke.2492393252 May 23 03:05:09 PM PDT 24 May 23 03:05:51 PM PDT 24 689937092 ps
T380 /workspace/coverage/default/37.sram_ctrl_stress_all.125161745 May 23 03:08:28 PM PDT 24 May 23 03:09:58 PM PDT 24 13822672622 ps
T381 /workspace/coverage/default/16.sram_ctrl_bijection.3045943118 May 23 03:00:48 PM PDT 24 May 23 03:29:16 PM PDT 24 95794057151 ps
T382 /workspace/coverage/default/29.sram_ctrl_alert_test.3097082802 May 23 03:05:05 PM PDT 24 May 23 03:05:07 PM PDT 24 57625999 ps
T383 /workspace/coverage/default/28.sram_ctrl_stress_pipeline.3725835616 May 23 03:04:46 PM PDT 24 May 23 03:07:18 PM PDT 24 8610977742 ps
T384 /workspace/coverage/default/17.sram_ctrl_smoke.2009466858 May 23 03:01:11 PM PDT 24 May 23 03:01:25 PM PDT 24 3587237317 ps
T385 /workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.3432558573 May 23 03:05:28 PM PDT 24 May 23 03:06:24 PM PDT 24 27114901263 ps
T386 /workspace/coverage/default/48.sram_ctrl_multiple_keys.768651075 May 23 03:13:40 PM PDT 24 May 23 03:25:54 PM PDT 24 108962593768 ps
T387 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.1946929796 May 23 02:58:35 PM PDT 24 May 23 02:59:23 PM PDT 24 3866721763 ps
T388 /workspace/coverage/default/49.sram_ctrl_partial_access.2106670061 May 23 03:13:54 PM PDT 24 May 23 03:16:08 PM PDT 24 1103396133 ps
T389 /workspace/coverage/default/37.sram_ctrl_mem_walk.4156636660 May 23 03:08:28 PM PDT 24 May 23 03:12:37 PM PDT 24 39380070722 ps
T390 /workspace/coverage/default/34.sram_ctrl_mem_partial_access.3233108707 May 23 03:07:12 PM PDT 24 May 23 03:08:40 PM PDT 24 24466160455 ps
T391 /workspace/coverage/default/42.sram_ctrl_max_throughput.461516351 May 23 03:11:12 PM PDT 24 May 23 03:11:27 PM PDT 24 704379398 ps
T392 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.4182997021 May 23 03:03:12 PM PDT 24 May 23 03:03:55 PM PDT 24 771135790 ps
T393 /workspace/coverage/default/49.sram_ctrl_stress_all.1254163208 May 23 03:14:11 PM PDT 24 May 23 03:42:24 PM PDT 24 142278758990 ps
T394 /workspace/coverage/default/28.sram_ctrl_max_throughput.3877612488 May 23 03:04:48 PM PDT 24 May 23 03:04:55 PM PDT 24 693755886 ps
T395 /workspace/coverage/default/37.sram_ctrl_executable.1583250295 May 23 03:08:09 PM PDT 24 May 23 03:10:39 PM PDT 24 1493869472 ps
T396 /workspace/coverage/default/3.sram_ctrl_regwen.1419993939 May 23 02:58:32 PM PDT 24 May 23 03:15:28 PM PDT 24 13389600668 ps
T397 /workspace/coverage/default/13.sram_ctrl_multiple_keys.3937716441 May 23 02:59:58 PM PDT 24 May 23 03:08:37 PM PDT 24 5352836316 ps
T398 /workspace/coverage/default/45.sram_ctrl_mem_walk.2841748662 May 23 03:11:48 PM PDT 24 May 23 03:14:25 PM PDT 24 39702934034 ps
T399 /workspace/coverage/default/14.sram_ctrl_alert_test.2304513168 May 23 03:00:47 PM PDT 24 May 23 03:00:49 PM PDT 24 14415303 ps
T400 /workspace/coverage/default/43.sram_ctrl_alert_test.3673511385 May 23 03:11:36 PM PDT 24 May 23 03:11:40 PM PDT 24 26288383 ps
T401 /workspace/coverage/default/5.sram_ctrl_mem_walk.821992879 May 23 02:58:49 PM PDT 24 May 23 03:02:53 PM PDT 24 17909924594 ps
T402 /workspace/coverage/default/49.sram_ctrl_executable.419949635 May 23 03:13:55 PM PDT 24 May 23 03:27:19 PM PDT 24 17802596753 ps
T403 /workspace/coverage/default/47.sram_ctrl_partial_access_b2b.1255884733 May 23 03:12:30 PM PDT 24 May 23 03:19:15 PM PDT 24 73015973713 ps
T404 /workspace/coverage/default/36.sram_ctrl_executable.4237164146 May 23 03:07:47 PM PDT 24 May 23 03:25:00 PM PDT 24 87723737859 ps
T405 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.1767729508 May 23 03:03:49 PM PDT 24 May 23 03:40:52 PM PDT 24 33092578714 ps
T406 /workspace/coverage/default/44.sram_ctrl_stress_all.1318297572 May 23 03:11:34 PM PDT 24 May 23 03:37:56 PM PDT 24 102561143848 ps
T407 /workspace/coverage/default/18.sram_ctrl_stress_all.1749885085 May 23 03:01:37 PM PDT 24 May 23 04:06:09 PM PDT 24 181792362942 ps
T408 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.2907672848 May 23 02:59:46 PM PDT 24 May 23 03:03:50 PM PDT 24 12803684233 ps
T409 /workspace/coverage/default/39.sram_ctrl_multiple_keys.3338239541 May 23 03:08:46 PM PDT 24 May 23 03:12:01 PM PDT 24 21518161102 ps
T410 /workspace/coverage/default/27.sram_ctrl_bijection.2398747707 May 23 03:04:12 PM PDT 24 May 23 03:23:39 PM PDT 24 70600139751 ps
T411 /workspace/coverage/default/46.sram_ctrl_mem_walk.1378336511 May 23 03:12:06 PM PDT 24 May 23 03:14:18 PM PDT 24 1998299585 ps
T412 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.2505171773 May 23 03:01:11 PM PDT 24 May 23 03:01:19 PM PDT 24 1366587773 ps
T413 /workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.4131727877 May 23 02:58:49 PM PDT 24 May 23 02:59:14 PM PDT 24 890839455 ps
T414 /workspace/coverage/default/46.sram_ctrl_alert_test.2191380249 May 23 03:12:28 PM PDT 24 May 23 03:12:30 PM PDT 24 11363586 ps
T110 /workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.2781448022 May 23 03:10:40 PM PDT 24 May 23 03:11:14 PM PDT 24 4802454507 ps
T415 /workspace/coverage/default/7.sram_ctrl_mem_walk.1284619430 May 23 02:58:47 PM PDT 24 May 23 03:01:23 PM PDT 24 15006558356 ps
T416 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.910347496 May 23 03:11:32 PM PDT 24 May 23 03:18:39 PM PDT 24 27216408566 ps
T417 /workspace/coverage/default/39.sram_ctrl_partial_access.1198765944 May 23 03:08:47 PM PDT 24 May 23 03:09:00 PM PDT 24 5674567021 ps
T418 /workspace/coverage/default/19.sram_ctrl_mem_walk.506981600 May 23 03:02:00 PM PDT 24 May 23 03:06:06 PM PDT 24 3944196878 ps
T419 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.2751652917 May 23 03:10:45 PM PDT 24 May 23 03:10:55 PM PDT 24 9554496655 ps
T420 /workspace/coverage/default/27.sram_ctrl_regwen.2274625161 May 23 03:04:29 PM PDT 24 May 23 03:15:04 PM PDT 24 18841357026 ps
T421 /workspace/coverage/default/49.sram_ctrl_partial_access_b2b.1552565887 May 23 03:13:55 PM PDT 24 May 23 03:20:56 PM PDT 24 17003319622 ps
T422 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.32277866 May 23 03:08:47 PM PDT 24 May 23 03:12:34 PM PDT 24 14054751169 ps
T423 /workspace/coverage/default/21.sram_ctrl_partial_access.563108473 May 23 03:02:23 PM PDT 24 May 23 03:03:42 PM PDT 24 512073815 ps
T424 /workspace/coverage/default/48.sram_ctrl_executable.968489936 May 23 03:13:38 PM PDT 24 May 23 03:14:26 PM PDT 24 1678342025 ps
T425 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.4254658066 May 23 02:59:31 PM PDT 24 May 23 03:02:06 PM PDT 24 16850447032 ps
T426 /workspace/coverage/default/38.sram_ctrl_mem_walk.4104616901 May 23 03:08:48 PM PDT 24 May 23 03:10:57 PM PDT 24 2083684482 ps
T427 /workspace/coverage/default/13.sram_ctrl_max_throughput.1169841652 May 23 03:00:00 PM PDT 24 May 23 03:02:35 PM PDT 24 775232253 ps
T428 /workspace/coverage/default/39.sram_ctrl_partial_access_b2b.3577251098 May 23 03:08:46 PM PDT 24 May 23 03:20:04 PM PDT 24 114104182984 ps
T429 /workspace/coverage/default/0.sram_ctrl_ram_cfg.150645422 May 23 02:58:18 PM PDT 24 May 23 02:58:24 PM PDT 24 683922454 ps
T430 /workspace/coverage/default/2.sram_ctrl_regwen.3415528377 May 23 02:58:17 PM PDT 24 May 23 03:19:48 PM PDT 24 16567102976 ps
T431 /workspace/coverage/default/15.sram_ctrl_multiple_keys.3317033481 May 23 03:00:47 PM PDT 24 May 23 03:13:07 PM PDT 24 37660487850 ps
T432 /workspace/coverage/default/17.sram_ctrl_max_throughput.4273096336 May 23 03:01:14 PM PDT 24 May 23 03:01:24 PM PDT 24 2826402331 ps
T433 /workspace/coverage/default/34.sram_ctrl_ram_cfg.1521764503 May 23 03:06:49 PM PDT 24 May 23 03:06:55 PM PDT 24 6736238173 ps
T434 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.399269323 May 23 02:59:18 PM PDT 24 May 23 03:24:38 PM PDT 24 74672516990 ps
T435 /workspace/coverage/default/23.sram_ctrl_regwen.3574296881 May 23 03:02:55 PM PDT 24 May 23 03:10:21 PM PDT 24 2951106187 ps
T436 /workspace/coverage/default/25.sram_ctrl_multiple_keys.1113985905 May 23 03:03:26 PM PDT 24 May 23 03:22:34 PM PDT 24 93863215228 ps
T437 /workspace/coverage/default/20.sram_ctrl_regwen.160657360 May 23 03:02:03 PM PDT 24 May 23 03:13:17 PM PDT 24 56003263808 ps
T438 /workspace/coverage/default/47.sram_ctrl_mem_walk.630523622 May 23 03:13:36 PM PDT 24 May 23 03:17:41 PM PDT 24 17130757996 ps
T439 /workspace/coverage/default/4.sram_ctrl_multiple_keys.1367007575 May 23 02:58:33 PM PDT 24 May 23 03:03:55 PM PDT 24 8836657326 ps
T440 /workspace/coverage/default/15.sram_ctrl_smoke.3538753896 May 23 03:00:50 PM PDT 24 May 23 03:02:41 PM PDT 24 446954082 ps
T441 /workspace/coverage/default/26.sram_ctrl_executable.1265909074 May 23 03:04:10 PM PDT 24 May 23 03:09:04 PM PDT 24 8465084259 ps
T442 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.1598840460 May 23 03:06:37 PM PDT 24 May 23 03:09:37 PM PDT 24 48817409179 ps
T443 /workspace/coverage/default/48.sram_ctrl_alert_test.3449242758 May 23 03:13:53 PM PDT 24 May 23 03:13:58 PM PDT 24 13765913 ps
T444 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.4051681965 May 23 02:58:17 PM PDT 24 May 23 02:58:46 PM PDT 24 3369282132 ps
T445 /workspace/coverage/default/48.sram_ctrl_access_during_key_req.1910094772 May 23 03:13:37 PM PDT 24 May 23 03:30:08 PM PDT 24 17859674349 ps
T446 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.2902426184 May 23 03:13:37 PM PDT 24 May 23 03:17:09 PM PDT 24 6085282341 ps
T111 /workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.4065180718 May 23 03:09:05 PM PDT 24 May 23 03:09:20 PM PDT 24 1828246536 ps
T447 /workspace/coverage/default/45.sram_ctrl_stress_all.3822532000 May 23 03:11:50 PM PDT 24 May 23 03:32:09 PM PDT 24 163498420166 ps
T448 /workspace/coverage/default/21.sram_ctrl_stress_all.3793127907 May 23 03:02:38 PM PDT 24 May 23 04:33:39 PM PDT 24 259351409282 ps
T449 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.3410986838 May 23 03:01:10 PM PDT 24 May 23 03:20:54 PM PDT 24 43103910833 ps
T450 /workspace/coverage/default/46.sram_ctrl_lc_escalation.297824879 May 23 03:12:06 PM PDT 24 May 23 03:13:11 PM PDT 24 40821366647 ps
T451 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.866264248 May 23 02:58:47 PM PDT 24 May 23 03:08:30 PM PDT 24 108588104683 ps
T452 /workspace/coverage/default/46.sram_ctrl_access_during_key_req.1367568543 May 23 03:12:06 PM PDT 24 May 23 03:27:38 PM PDT 24 97759228142 ps
T453 /workspace/coverage/default/45.sram_ctrl_mem_partial_access.145668368 May 23 03:11:47 PM PDT 24 May 23 03:14:00 PM PDT 24 22226692432 ps
T454 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.969024916 May 23 03:02:00 PM PDT 24 May 23 03:05:41 PM PDT 24 7242986585 ps
T455 /workspace/coverage/default/17.sram_ctrl_partial_access.2247427482 May 23 03:01:11 PM PDT 24 May 23 03:01:51 PM PDT 24 2657477817 ps
T456 /workspace/coverage/default/45.sram_ctrl_access_during_key_req.2770649705 May 23 03:11:51 PM PDT 24 May 23 03:20:55 PM PDT 24 79132167929 ps
T457 /workspace/coverage/default/11.sram_ctrl_ram_cfg.2212557287 May 23 02:59:47 PM PDT 24 May 23 02:59:53 PM PDT 24 1403444356 ps
T458 /workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.1792303948 May 23 03:04:50 PM PDT 24 May 23 03:06:52 PM PDT 24 3147594882 ps
T459 /workspace/coverage/default/19.sram_ctrl_lc_escalation.4241186403 May 23 03:02:00 PM PDT 24 May 23 03:02:16 PM PDT 24 7875921002 ps
T460 /workspace/coverage/default/20.sram_ctrl_stress_all.2202134994 May 23 03:02:21 PM PDT 24 May 23 04:27:56 PM PDT 24 177290119923 ps
T461 /workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.310160557 May 23 02:59:31 PM PDT 24 May 23 02:59:47 PM PDT 24 1352164916 ps
T462 /workspace/coverage/default/6.sram_ctrl_alert_test.11829491 May 23 02:58:49 PM PDT 24 May 23 02:58:53 PM PDT 24 15518680 ps
T463 /workspace/coverage/default/23.sram_ctrl_stress_pipeline.51243585 May 23 03:02:53 PM PDT 24 May 23 03:07:03 PM PDT 24 15446072000 ps
T464 /workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.2392026662 May 23 03:11:49 PM PDT 24 May 23 03:12:02 PM PDT 24 322290004 ps
T465 /workspace/coverage/default/32.sram_ctrl_partial_access.3055586340 May 23 03:06:08 PM PDT 24 May 23 03:06:58 PM PDT 24 1916138095 ps
T466 /workspace/coverage/default/14.sram_ctrl_bijection.24708519 May 23 03:00:14 PM PDT 24 May 23 03:27:08 PM PDT 24 144145219680 ps
T467 /workspace/coverage/default/46.sram_ctrl_smoke.3426909817 May 23 03:11:49 PM PDT 24 May 23 03:12:07 PM PDT 24 948866740 ps
T468 /workspace/coverage/default/6.sram_ctrl_mem_walk.2001677484 May 23 02:58:49 PM PDT 24 May 23 03:00:58 PM PDT 24 4112963334 ps
T469 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.3932252925 May 23 03:01:15 PM PDT 24 May 23 03:05:35 PM PDT 24 3523039241 ps
T112 /workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.1722151833 May 23 03:00:46 PM PDT 24 May 23 03:00:53 PM PDT 24 179079836 ps
T470 /workspace/coverage/default/20.sram_ctrl_alert_test.4186628340 May 23 03:02:18 PM PDT 24 May 23 03:02:20 PM PDT 24 63419588 ps
T471 /workspace/coverage/default/9.sram_ctrl_alert_test.3343253411 May 23 02:59:30 PM PDT 24 May 23 02:59:34 PM PDT 24 33907091 ps
T472 /workspace/coverage/default/13.sram_ctrl_regwen.338231738 May 23 02:59:59 PM PDT 24 May 23 03:20:22 PM PDT 24 2755467796 ps
T473 /workspace/coverage/default/28.sram_ctrl_executable.460299535 May 23 03:04:47 PM PDT 24 May 23 03:33:05 PM PDT 24 35104631893 ps
T474 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.1043577745 May 23 03:13:55 PM PDT 24 May 23 03:16:06 PM PDT 24 6525652365 ps
T85 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.1768477189 May 23 03:01:36 PM PDT 24 May 23 03:03:44 PM PDT 24 3065439997 ps
T475 /workspace/coverage/default/12.sram_ctrl_executable.712369829 May 23 03:00:00 PM PDT 24 May 23 03:07:58 PM PDT 24 122074475902 ps
T476 /workspace/coverage/default/48.sram_ctrl_stress_all.2147145000 May 23 03:13:54 PM PDT 24 May 23 04:52:11 PM PDT 24 448225838283 ps
T477 /workspace/coverage/default/11.sram_ctrl_partial_access_b2b.1742067165 May 23 02:59:44 PM PDT 24 May 23 03:04:35 PM PDT 24 9752828481 ps
T478 /workspace/coverage/default/46.sram_ctrl_regwen.1764105783 May 23 03:12:07 PM PDT 24 May 23 03:38:34 PM PDT 24 91096183950 ps
T479 /workspace/coverage/default/29.sram_ctrl_regwen.273422529 May 23 03:05:06 PM PDT 24 May 23 03:15:04 PM PDT 24 193250945222 ps
T480 /workspace/coverage/default/13.sram_ctrl_mem_walk.3703618019 May 23 03:00:17 PM PDT 24 May 23 03:02:25 PM PDT 24 24655495389 ps
T481 /workspace/coverage/default/34.sram_ctrl_bijection.2785962540 May 23 03:06:50 PM PDT 24 May 23 03:32:50 PM PDT 24 83843747996 ps
T482 /workspace/coverage/default/30.sram_ctrl_lc_escalation.3194661984 May 23 03:05:10 PM PDT 24 May 23 03:05:42 PM PDT 24 4631203576 ps
T483 /workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.2933179593 May 23 03:05:06 PM PDT 24 May 23 03:05:48 PM PDT 24 12459359168 ps
T484 /workspace/coverage/default/8.sram_ctrl_regwen.2454024090 May 23 02:58:50 PM PDT 24 May 23 03:04:36 PM PDT 24 23541449356 ps
T485 /workspace/coverage/default/11.sram_ctrl_max_throughput.290701587 May 23 02:59:46 PM PDT 24 May 23 03:00:26 PM PDT 24 768145527 ps
T486 /workspace/coverage/default/9.sram_ctrl_multiple_keys.2789178180 May 23 02:59:18 PM PDT 24 May 23 03:06:07 PM PDT 24 28032490922 ps
T487 /workspace/coverage/default/2.sram_ctrl_stress_all.3160852166 May 23 02:58:17 PM PDT 24 May 23 04:45:55 PM PDT 24 256175646586 ps
T488 /workspace/coverage/default/32.sram_ctrl_ram_cfg.3594661935 May 23 03:06:35 PM PDT 24 May 23 03:06:40 PM PDT 24 1607635190 ps
T489 /workspace/coverage/default/45.sram_ctrl_lc_escalation.666532147 May 23 03:11:51 PM PDT 24 May 23 03:12:27 PM PDT 24 5494582306 ps
T490 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.3635515444 May 23 03:13:56 PM PDT 24 May 23 03:17:17 PM PDT 24 19994711437 ps
T491 /workspace/coverage/default/37.sram_ctrl_max_throughput.1845022914 May 23 03:08:09 PM PDT 24 May 23 03:09:09 PM PDT 24 989685554 ps
T492 /workspace/coverage/default/45.sram_ctrl_alert_test.3379718038 May 23 03:11:51 PM PDT 24 May 23 03:11:53 PM PDT 24 12647880 ps
T493 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.2367817205 May 23 02:58:18 PM PDT 24 May 23 03:00:23 PM PDT 24 1553325135 ps
T494 /workspace/coverage/default/14.sram_ctrl_multiple_keys.3372789160 May 23 03:00:16 PM PDT 24 May 23 03:08:24 PM PDT 24 16655991838 ps
T495 /workspace/coverage/default/39.sram_ctrl_stress_all.1556989473 May 23 03:09:06 PM PDT 24 May 23 04:04:13 PM PDT 24 16345998279 ps
T496 /workspace/coverage/default/25.sram_ctrl_max_throughput.1566165545 May 23 03:03:27 PM PDT 24 May 23 03:04:02 PM PDT 24 750473685 ps
T497 /workspace/coverage/default/13.sram_ctrl_mem_partial_access.3831198135 May 23 03:00:14 PM PDT 24 May 23 03:02:39 PM PDT 24 6244579966 ps
T498 /workspace/coverage/default/38.sram_ctrl_partial_access.2205119698 May 23 03:08:29 PM PDT 24 May 23 03:10:22 PM PDT 24 1310928279 ps
T499 /workspace/coverage/default/14.sram_ctrl_ram_cfg.4051828136 May 23 03:00:46 PM PDT 24 May 23 03:00:51 PM PDT 24 1350292374 ps
T500 /workspace/coverage/default/19.sram_ctrl_max_throughput.2539399727 May 23 03:02:03 PM PDT 24 May 23 03:03:04 PM PDT 24 750217195 ps
T501 /workspace/coverage/default/38.sram_ctrl_regwen.2913929144 May 23 03:08:46 PM PDT 24 May 23 03:24:29 PM PDT 24 5488201064 ps
T502 /workspace/coverage/default/20.sram_ctrl_smoke.4019904437 May 23 03:02:01 PM PDT 24 May 23 03:02:12 PM PDT 24 4668232304 ps
T503 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.985311826 May 23 02:58:21 PM PDT 24 May 23 03:04:31 PM PDT 24 36628559365 ps
T504 /workspace/coverage/default/12.sram_ctrl_max_throughput.3337060254 May 23 02:59:58 PM PDT 24 May 23 03:01:22 PM PDT 24 764809788 ps
T505 /workspace/coverage/default/27.sram_ctrl_multiple_keys.2742342090 May 23 03:04:10 PM PDT 24 May 23 03:12:39 PM PDT 24 10564325349 ps
T506 /workspace/coverage/default/20.sram_ctrl_multiple_keys.2422122036 May 23 03:02:07 PM PDT 24 May 23 03:19:40 PM PDT 24 6308902858 ps
T113 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.1402138228 May 23 03:07:10 PM PDT 24 May 23 03:07:26 PM PDT 24 1592262060 ps
T507 /workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.2100860273 May 23 02:58:54 PM PDT 24 May 23 02:59:22 PM PDT 24 740289384 ps
T508 /workspace/coverage/default/33.sram_ctrl_bijection.2399852136 May 23 03:06:35 PM PDT 24 May 23 03:35:48 PM PDT 24 27668363808 ps
T509 /workspace/coverage/default/32.sram_ctrl_executable.1766056748 May 23 03:06:35 PM PDT 24 May 23 03:13:42 PM PDT 24 6369544990 ps
T510 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.3107540892 May 23 03:07:11 PM PDT 24 May 23 03:09:33 PM PDT 24 4529063680 ps
T511 /workspace/coverage/default/32.sram_ctrl_access_during_key_req.293687971 May 23 03:06:34 PM PDT 24 May 23 03:29:23 PM PDT 24 32242132967 ps
T512 /workspace/coverage/default/45.sram_ctrl_bijection.878235622 May 23 03:11:48 PM PDT 24 May 23 03:19:54 PM PDT 24 86132296264 ps
T513 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.3913336660 May 23 03:05:06 PM PDT 24 May 23 03:07:16 PM PDT 24 1651246272 ps
T514 /workspace/coverage/default/46.sram_ctrl_bijection.2657523988 May 23 03:12:07 PM PDT 24 May 23 03:52:14 PM PDT 24 874846534422 ps
T515 /workspace/coverage/default/14.sram_ctrl_partial_access.4157737744 May 23 03:00:16 PM PDT 24 May 23 03:02:50 PM PDT 24 853942627 ps
T516 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.2223293669 May 23 03:09:04 PM PDT 24 May 23 03:11:48 PM PDT 24 15415797783 ps
T517 /workspace/coverage/default/5.sram_ctrl_max_throughput.3213172614 May 23 02:58:48 PM PDT 24 May 23 02:59:12 PM PDT 24 1437449534 ps
T518 /workspace/coverage/default/18.sram_ctrl_partial_access.2536473842 May 23 03:01:09 PM PDT 24 May 23 03:01:18 PM PDT 24 1529487397 ps
T519 /workspace/coverage/default/34.sram_ctrl_access_during_key_req.2918174570 May 23 03:06:49 PM PDT 24 May 23 03:28:33 PM PDT 24 14039413447 ps
T520 /workspace/coverage/default/31.sram_ctrl_ram_cfg.398416680 May 23 03:06:08 PM PDT 24 May 23 03:06:13 PM PDT 24 690966204 ps
T521 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.4175715683 May 23 03:11:13 PM PDT 24 May 23 03:11:46 PM PDT 24 787665295 ps
T522 /workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.1585361361 May 23 03:03:51 PM PDT 24 May 23 03:04:15 PM PDT 24 3864515504 ps
T523 /workspace/coverage/default/7.sram_ctrl_smoke.3195883050 May 23 02:58:48 PM PDT 24 May 23 02:59:02 PM PDT 24 1829406374 ps
T524 /workspace/coverage/default/8.sram_ctrl_max_throughput.2742979292 May 23 02:58:54 PM PDT 24 May 23 02:59:21 PM PDT 24 728053129 ps
T525 /workspace/coverage/default/10.sram_ctrl_smoke.2545337164 May 23 02:59:32 PM PDT 24 May 23 02:59:51 PM PDT 24 538593455 ps
T526 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.1021763153 May 23 03:01:37 PM PDT 24 May 23 03:05:38 PM PDT 24 8190662009 ps
T527 /workspace/coverage/default/14.sram_ctrl_smoke.3379477341 May 23 03:00:16 PM PDT 24 May 23 03:02:08 PM PDT 24 1093983454 ps
T528 /workspace/coverage/default/22.sram_ctrl_smoke.902654563 May 23 03:02:36 PM PDT 24 May 23 03:04:31 PM PDT 24 1593379124 ps
T529 /workspace/coverage/default/2.sram_ctrl_partial_access.465067989 May 23 02:58:22 PM PDT 24 May 23 02:58:46 PM PDT 24 5095230411 ps
T530 /workspace/coverage/default/30.sram_ctrl_partial_access.1967640374 May 23 03:05:06 PM PDT 24 May 23 03:05:51 PM PDT 24 4064614891 ps
T531 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.3887009178 May 23 03:05:05 PM PDT 24 May 23 03:09:21 PM PDT 24 57103090155 ps
T532 /workspace/coverage/default/34.sram_ctrl_max_throughput.2400949704 May 23 03:06:49 PM PDT 24 May 23 03:07:38 PM PDT 24 1508155741 ps
T533 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.2472991957 May 23 03:07:45 PM PDT 24 May 23 03:09:21 PM PDT 24 781851172 ps
T534 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.757308476 May 23 03:01:12 PM PDT 24 May 23 03:03:25 PM PDT 24 2280094120 ps
T535 /workspace/coverage/default/21.sram_ctrl_ram_cfg.1472169510 May 23 03:02:23 PM PDT 24 May 23 03:02:28 PM PDT 24 696368824 ps
T536 /workspace/coverage/default/21.sram_ctrl_smoke.160017181 May 23 03:02:20 PM PDT 24 May 23 03:03:47 PM PDT 24 6997693464 ps
T537 /workspace/coverage/default/22.sram_ctrl_partial_access.81084771 May 23 03:02:35 PM PDT 24 May 23 03:03:02 PM PDT 24 1718903055 ps
T538 /workspace/coverage/default/7.sram_ctrl_bijection.2873493048 May 23 02:58:49 PM PDT 24 May 23 03:12:13 PM PDT 24 48526748292 ps
T539 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.2489508062 May 23 03:12:06 PM PDT 24 May 23 03:18:16 PM PDT 24 24347995625 ps
T540 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.866434685 May 23 02:58:54 PM PDT 24 May 23 03:01:08 PM PDT 24 1577879475 ps
T541 /workspace/coverage/default/47.sram_ctrl_executable.2359978205 May 23 03:13:24 PM PDT 24 May 23 03:20:31 PM PDT 24 6575906979 ps
T542 /workspace/coverage/default/5.sram_ctrl_stress_all.973413140 May 23 02:58:48 PM PDT 24 May 23 04:05:12 PM PDT 24 484980619359 ps
T543 /workspace/coverage/default/48.sram_ctrl_lc_escalation.355027683 May 23 03:13:39 PM PDT 24 May 23 03:14:50 PM PDT 24 10391381460 ps
T544 /workspace/coverage/default/20.sram_ctrl_bijection.1170976254 May 23 03:02:00 PM PDT 24 May 23 03:33:09 PM PDT 24 111637102964 ps
T545 /workspace/coverage/default/3.sram_ctrl_partial_access_b2b.3464176138 May 23 02:58:18 PM PDT 24 May 23 03:04:59 PM PDT 24 20564438126 ps
T546 /workspace/coverage/default/4.sram_ctrl_bijection.3667932657 May 23 02:58:28 PM PDT 24 May 23 03:32:22 PM PDT 24 30497145008 ps
T547 /workspace/coverage/default/3.sram_ctrl_lc_escalation.408938514 May 23 02:58:33 PM PDT 24 May 23 03:00:40 PM PDT 24 232404922202 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%