Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.97 99.19 94.27 99.72 100.00 96.03 99.12 97.44


Total test records in report: 1035
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T316 /workspace/coverage/default/17.sram_ctrl_stress_all.3576263023 Jul 07 04:54:30 PM PDT 24 Jul 07 06:17:49 PM PDT 24 59832143165 ps
T317 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.277662546 Jul 07 04:55:08 PM PDT 24 Jul 07 04:59:25 PM PDT 24 4102387525 ps
T318 /workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.859019062 Jul 07 04:56:35 PM PDT 24 Jul 07 04:56:42 PM PDT 24 2382871700 ps
T319 /workspace/coverage/default/20.sram_ctrl_lc_escalation.3604576715 Jul 07 04:54:53 PM PDT 24 Jul 07 04:56:18 PM PDT 24 47409047481 ps
T320 /workspace/coverage/default/32.sram_ctrl_regwen.1714590791 Jul 07 04:57:34 PM PDT 24 Jul 07 05:03:10 PM PDT 24 19564529414 ps
T321 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.1707586381 Jul 07 04:56:15 PM PDT 24 Jul 07 04:58:10 PM PDT 24 3241994722 ps
T322 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.1934186572 Jul 07 04:54:42 PM PDT 24 Jul 07 04:57:21 PM PDT 24 2968485355 ps
T323 /workspace/coverage/default/7.sram_ctrl_lc_escalation.3736419843 Jul 07 04:53:32 PM PDT 24 Jul 07 04:55:12 PM PDT 24 53810598679 ps
T324 /workspace/coverage/default/5.sram_ctrl_ram_cfg.3700199557 Jul 07 04:53:38 PM PDT 24 Jul 07 04:53:42 PM PDT 24 1353242492 ps
T325 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.2478202333 Jul 07 04:54:22 PM PDT 24 Jul 07 04:55:27 PM PDT 24 2959092833 ps
T326 /workspace/coverage/default/0.sram_ctrl_partial_access.3567755074 Jul 07 04:53:15 PM PDT 24 Jul 07 04:53:26 PM PDT 24 1895637760 ps
T327 /workspace/coverage/default/47.sram_ctrl_regwen.3364260145 Jul 07 05:01:04 PM PDT 24 Jul 07 05:21:13 PM PDT 24 11358164071 ps
T328 /workspace/coverage/default/25.sram_ctrl_mem_walk.294201195 Jul 07 04:56:10 PM PDT 24 Jul 07 04:58:31 PM PDT 24 3291570845 ps
T329 /workspace/coverage/default/22.sram_ctrl_mem_walk.4212789281 Jul 07 04:55:28 PM PDT 24 Jul 07 05:01:50 PM PDT 24 82696601716 ps
T330 /workspace/coverage/default/36.sram_ctrl_bijection.3797412542 Jul 07 04:58:32 PM PDT 24 Jul 07 05:42:04 PM PDT 24 306756590825 ps
T331 /workspace/coverage/default/45.sram_ctrl_regwen.4184598518 Jul 07 05:00:42 PM PDT 24 Jul 07 05:13:12 PM PDT 24 7027960856 ps
T332 /workspace/coverage/default/19.sram_ctrl_max_throughput.3418658402 Jul 07 04:54:46 PM PDT 24 Jul 07 04:56:09 PM PDT 24 743398506 ps
T333 /workspace/coverage/default/13.sram_ctrl_multiple_keys.1068097687 Jul 07 04:53:49 PM PDT 24 Jul 07 05:05:10 PM PDT 24 112158561442 ps
T334 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.3179896483 Jul 07 04:59:18 PM PDT 24 Jul 07 05:00:43 PM PDT 24 2898272053 ps
T335 /workspace/coverage/default/43.sram_ctrl_partial_access_b2b.2934492051 Jul 07 05:00:02 PM PDT 24 Jul 07 05:06:09 PM PDT 24 27945629148 ps
T336 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.2742833771 Jul 07 04:54:03 PM PDT 24 Jul 07 04:56:44 PM PDT 24 5000932433 ps
T337 /workspace/coverage/default/2.sram_ctrl_access_during_key_req.3650192305 Jul 07 04:53:20 PM PDT 24 Jul 07 04:58:07 PM PDT 24 22592837458 ps
T338 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.268414795 Jul 07 04:57:22 PM PDT 24 Jul 07 04:58:30 PM PDT 24 3982608018 ps
T339 /workspace/coverage/default/15.sram_ctrl_lc_escalation.1988263392 Jul 07 04:54:07 PM PDT 24 Jul 07 04:54:23 PM PDT 24 9439143122 ps
T340 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.4242533196 Jul 07 04:55:30 PM PDT 24 Jul 07 04:56:35 PM PDT 24 974138809 ps
T341 /workspace/coverage/default/1.sram_ctrl_bijection.2906487443 Jul 07 04:53:15 PM PDT 24 Jul 07 05:33:03 PM PDT 24 402943614609 ps
T342 /workspace/coverage/default/3.sram_ctrl_access_during_key_req.1773487598 Jul 07 04:53:28 PM PDT 24 Jul 07 05:13:48 PM PDT 24 60637794270 ps
T343 /workspace/coverage/default/4.sram_ctrl_multiple_keys.3847538120 Jul 07 04:53:25 PM PDT 24 Jul 07 05:23:23 PM PDT 24 21771318830 ps
T344 /workspace/coverage/default/2.sram_ctrl_alert_test.3544967525 Jul 07 04:53:25 PM PDT 24 Jul 07 04:53:27 PM PDT 24 41627529 ps
T345 /workspace/coverage/default/43.sram_ctrl_multiple_keys.2657560459 Jul 07 04:59:56 PM PDT 24 Jul 07 05:18:40 PM PDT 24 25715423944 ps
T346 /workspace/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.3935837603 Jul 07 04:55:57 PM PDT 24 Jul 07 04:56:16 PM PDT 24 2708266143 ps
T347 /workspace/coverage/default/10.sram_ctrl_bijection.2229522724 Jul 07 04:53:47 PM PDT 24 Jul 07 05:15:50 PM PDT 24 19951428896 ps
T348 /workspace/coverage/default/26.sram_ctrl_executable.1368956232 Jul 07 04:56:18 PM PDT 24 Jul 07 05:01:18 PM PDT 24 17827654669 ps
T349 /workspace/coverage/default/21.sram_ctrl_alert_test.119077850 Jul 07 04:55:17 PM PDT 24 Jul 07 04:55:18 PM PDT 24 40681941 ps
T350 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.2877109116 Jul 07 04:56:32 PM PDT 24 Jul 07 04:58:03 PM PDT 24 12250106967 ps
T351 /workspace/coverage/default/32.sram_ctrl_partial_access_b2b.262116180 Jul 07 04:57:31 PM PDT 24 Jul 07 05:02:31 PM PDT 24 10553590552 ps
T352 /workspace/coverage/default/44.sram_ctrl_lc_escalation.1433010365 Jul 07 05:00:14 PM PDT 24 Jul 07 05:01:37 PM PDT 24 27364619713 ps
T353 /workspace/coverage/default/23.sram_ctrl_smoke.2305166587 Jul 07 04:55:29 PM PDT 24 Jul 07 04:55:54 PM PDT 24 1338070087 ps
T354 /workspace/coverage/default/34.sram_ctrl_bijection.1889095867 Jul 07 04:57:54 PM PDT 24 Jul 07 05:07:17 PM PDT 24 17988485833 ps
T355 /workspace/coverage/default/24.sram_ctrl_partial_access.3721952543 Jul 07 04:55:50 PM PDT 24 Jul 07 04:56:22 PM PDT 24 27042062885 ps
T356 /workspace/coverage/default/5.sram_ctrl_mem_walk.747831507 Jul 07 04:53:27 PM PDT 24 Jul 07 04:55:36 PM PDT 24 1976317197 ps
T357 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.3620699731 Jul 07 04:56:04 PM PDT 24 Jul 07 04:57:47 PM PDT 24 4226908164 ps
T358 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.2399329898 Jul 07 05:00:05 PM PDT 24 Jul 07 05:00:23 PM PDT 24 2208138113 ps
T359 /workspace/coverage/default/48.sram_ctrl_stress_all.1365360028 Jul 07 05:01:26 PM PDT 24 Jul 07 05:29:10 PM PDT 24 7951279714 ps
T119 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.2121509334 Jul 07 04:57:38 PM PDT 24 Jul 07 04:57:57 PM PDT 24 593992785 ps
T360 /workspace/coverage/default/5.sram_ctrl_stress_all.1628320604 Jul 07 04:53:27 PM PDT 24 Jul 07 05:50:14 PM PDT 24 399148391836 ps
T361 /workspace/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.2262499511 Jul 07 04:54:04 PM PDT 24 Jul 07 04:56:39 PM PDT 24 678438111 ps
T362 /workspace/coverage/default/12.sram_ctrl_multiple_keys.245977776 Jul 07 04:53:48 PM PDT 24 Jul 07 04:57:34 PM PDT 24 1783548328 ps
T363 /workspace/coverage/default/38.sram_ctrl_mem_walk.3640867089 Jul 07 04:59:02 PM PDT 24 Jul 07 05:01:52 PM PDT 24 2743039203 ps
T364 /workspace/coverage/default/16.sram_ctrl_alert_test.3172335227 Jul 07 04:54:22 PM PDT 24 Jul 07 04:54:22 PM PDT 24 46121103 ps
T365 /workspace/coverage/default/2.sram_ctrl_stress_all.2654216244 Jul 07 04:53:19 PM PDT 24 Jul 07 06:56:23 PM PDT 24 535894420356 ps
T366 /workspace/coverage/default/13.sram_ctrl_max_throughput.4040124443 Jul 07 04:53:52 PM PDT 24 Jul 07 04:55:19 PM PDT 24 1570660121 ps
T367 /workspace/coverage/default/36.sram_ctrl_mem_partial_access.3317161688 Jul 07 04:58:36 PM PDT 24 Jul 07 04:59:48 PM PDT 24 1623835500 ps
T368 /workspace/coverage/default/49.sram_ctrl_bijection.2263341149 Jul 07 05:01:30 PM PDT 24 Jul 07 05:39:24 PM PDT 24 121976550207 ps
T369 /workspace/coverage/default/40.sram_ctrl_alert_test.3997288626 Jul 07 04:59:36 PM PDT 24 Jul 07 04:59:37 PM PDT 24 23532248 ps
T370 /workspace/coverage/default/20.sram_ctrl_max_throughput.3093755302 Jul 07 04:54:49 PM PDT 24 Jul 07 04:54:57 PM PDT 24 759360983 ps
T371 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.3825894687 Jul 07 04:58:15 PM PDT 24 Jul 07 04:59:35 PM PDT 24 3410160640 ps
T372 /workspace/coverage/default/31.sram_ctrl_multiple_keys.958924226 Jul 07 04:57:13 PM PDT 24 Jul 07 05:13:40 PM PDT 24 15551151267 ps
T373 /workspace/coverage/default/26.sram_ctrl_smoke.2974278061 Jul 07 04:56:13 PM PDT 24 Jul 07 04:56:23 PM PDT 24 2182867310 ps
T374 /workspace/coverage/default/11.sram_ctrl_ram_cfg.4001479064 Jul 07 04:53:46 PM PDT 24 Jul 07 04:53:49 PM PDT 24 360559691 ps
T375 /workspace/coverage/default/33.sram_ctrl_stress_pipeline.3285418002 Jul 07 04:57:43 PM PDT 24 Jul 07 05:00:48 PM PDT 24 12362088273 ps
T376 /workspace/coverage/default/21.sram_ctrl_ram_cfg.3442045342 Jul 07 04:55:13 PM PDT 24 Jul 07 04:55:16 PM PDT 24 351353998 ps
T377 /workspace/coverage/default/10.sram_ctrl_mem_walk.2288395621 Jul 07 04:53:42 PM PDT 24 Jul 07 04:59:05 PM PDT 24 14102496229 ps
T378 /workspace/coverage/default/13.sram_ctrl_lc_escalation.437035548 Jul 07 04:53:53 PM PDT 24 Jul 07 04:54:21 PM PDT 24 7472921970 ps
T379 /workspace/coverage/default/12.sram_ctrl_alert_test.1886230198 Jul 07 04:53:55 PM PDT 24 Jul 07 04:53:56 PM PDT 24 16618656 ps
T380 /workspace/coverage/default/19.sram_ctrl_ram_cfg.3880439869 Jul 07 04:54:45 PM PDT 24 Jul 07 04:54:48 PM PDT 24 676328753 ps
T381 /workspace/coverage/default/38.sram_ctrl_access_during_key_req.332051885 Jul 07 04:58:57 PM PDT 24 Jul 07 05:14:49 PM PDT 24 55630830221 ps
T382 /workspace/coverage/default/37.sram_ctrl_max_throughput.1038163357 Jul 07 04:58:46 PM PDT 24 Jul 07 04:59:42 PM PDT 24 800635702 ps
T383 /workspace/coverage/default/23.sram_ctrl_stress_all.2036091593 Jul 07 04:55:45 PM PDT 24 Jul 07 05:35:46 PM PDT 24 21281519638 ps
T384 /workspace/coverage/default/40.sram_ctrl_stress_all.1455885678 Jul 07 04:59:33 PM PDT 24 Jul 07 06:04:09 PM PDT 24 150434707496 ps
T385 /workspace/coverage/default/1.sram_ctrl_stress_pipeline.1401858891 Jul 07 04:53:16 PM PDT 24 Jul 07 04:57:10 PM PDT 24 12260521860 ps
T386 /workspace/coverage/default/26.sram_ctrl_stress_all.1781026747 Jul 07 04:56:24 PM PDT 24 Jul 07 06:01:58 PM PDT 24 22747098805 ps
T387 /workspace/coverage/default/24.sram_ctrl_stress_all.3297188849 Jul 07 04:55:55 PM PDT 24 Jul 07 05:41:01 PM PDT 24 24926281350 ps
T15 /workspace/coverage/default/3.sram_ctrl_sec_cm.338375613 Jul 07 04:53:27 PM PDT 24 Jul 07 04:53:31 PM PDT 24 233142550 ps
T30 /workspace/coverage/default/15.sram_ctrl_mem_walk.1889145012 Jul 07 04:54:10 PM PDT 24 Jul 07 04:57:13 PM PDT 24 47067945582 ps
T31 /workspace/coverage/default/42.sram_ctrl_executable.345961920 Jul 07 04:59:52 PM PDT 24 Jul 07 05:20:38 PM PDT 24 38561202500 ps
T32 /workspace/coverage/default/15.sram_ctrl_access_during_key_req.1929496312 Jul 07 04:54:11 PM PDT 24 Jul 07 05:17:25 PM PDT 24 164343304783 ps
T33 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.330654917 Jul 07 04:54:27 PM PDT 24 Jul 07 04:57:42 PM PDT 24 7133607597 ps
T34 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.2666160035 Jul 07 04:53:25 PM PDT 24 Jul 07 04:54:17 PM PDT 24 809551206 ps
T35 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.2389067590 Jul 07 04:56:00 PM PDT 24 Jul 07 05:01:04 PM PDT 24 20684367855 ps
T36 /workspace/coverage/default/49.sram_ctrl_lc_escalation.3089784139 Jul 07 05:01:40 PM PDT 24 Jul 07 05:03:10 PM PDT 24 14498650289 ps
T37 /workspace/coverage/default/34.sram_ctrl_mem_walk.4013229619 Jul 07 04:58:03 PM PDT 24 Jul 07 05:00:42 PM PDT 24 27619893756 ps
T38 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.1980841867 Jul 07 04:55:13 PM PDT 24 Jul 07 05:07:27 PM PDT 24 9200924505 ps
T388 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.1128806588 Jul 07 05:00:05 PM PDT 24 Jul 07 05:16:45 PM PDT 24 15401904858 ps
T389 /workspace/coverage/default/33.sram_ctrl_regwen.2849988583 Jul 07 04:57:52 PM PDT 24 Jul 07 05:14:52 PM PDT 24 2713605000 ps
T390 /workspace/coverage/default/32.sram_ctrl_lc_escalation.1691225396 Jul 07 04:57:33 PM PDT 24 Jul 07 04:58:40 PM PDT 24 33721938635 ps
T391 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.1988599244 Jul 07 04:54:15 PM PDT 24 Jul 07 05:04:18 PM PDT 24 102751655619 ps
T392 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.2150000594 Jul 07 04:57:54 PM PDT 24 Jul 07 05:00:59 PM PDT 24 5530808879 ps
T393 /workspace/coverage/default/36.sram_ctrl_alert_test.3787203804 Jul 07 04:58:38 PM PDT 24 Jul 07 04:58:39 PM PDT 24 58719381 ps
T394 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.2862609753 Jul 07 04:53:28 PM PDT 24 Jul 07 04:54:05 PM PDT 24 759952226 ps
T395 /workspace/coverage/default/45.sram_ctrl_executable.1924449680 Jul 07 05:00:42 PM PDT 24 Jul 07 05:23:01 PM PDT 24 71302341773 ps
T396 /workspace/coverage/default/34.sram_ctrl_lc_escalation.2909024916 Jul 07 04:57:59 PM PDT 24 Jul 07 04:59:03 PM PDT 24 50643111134 ps
T397 /workspace/coverage/default/17.sram_ctrl_multiple_keys.455127802 Jul 07 04:54:23 PM PDT 24 Jul 07 05:06:29 PM PDT 24 35131600099 ps
T398 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.433752219 Jul 07 04:54:08 PM PDT 24 Jul 07 05:00:21 PM PDT 24 9866922699 ps
T399 /workspace/coverage/default/23.sram_ctrl_regwen.3935098102 Jul 07 04:55:39 PM PDT 24 Jul 07 05:10:46 PM PDT 24 52473154418 ps
T400 /workspace/coverage/default/9.sram_ctrl_ram_cfg.664834631 Jul 07 04:53:41 PM PDT 24 Jul 07 04:53:45 PM PDT 24 1345490648 ps
T401 /workspace/coverage/default/27.sram_ctrl_partial_access_b2b.1075402311 Jul 07 04:56:22 PM PDT 24 Jul 07 05:01:39 PM PDT 24 6344740616 ps
T402 /workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.3611012908 Jul 07 04:53:18 PM PDT 24 Jul 07 04:53:47 PM PDT 24 1432478620 ps
T403 /workspace/coverage/default/44.sram_ctrl_mem_walk.3051327340 Jul 07 05:00:17 PM PDT 24 Jul 07 05:04:45 PM PDT 24 35821122255 ps
T404 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.4221533697 Jul 07 04:55:48 PM PDT 24 Jul 07 05:00:15 PM PDT 24 9127697097 ps
T405 /workspace/coverage/default/34.sram_ctrl_max_throughput.1053031981 Jul 07 04:57:59 PM PDT 24 Jul 07 04:58:29 PM PDT 24 1428952294 ps
T406 /workspace/coverage/default/15.sram_ctrl_mem_partial_access.1750006008 Jul 07 04:54:15 PM PDT 24 Jul 07 04:55:43 PM PDT 24 5798328326 ps
T407 /workspace/coverage/default/38.sram_ctrl_ram_cfg.2655410093 Jul 07 04:59:03 PM PDT 24 Jul 07 04:59:07 PM PDT 24 358974833 ps
T408 /workspace/coverage/default/18.sram_ctrl_access_during_key_req.1226426822 Jul 07 04:54:35 PM PDT 24 Jul 07 05:14:31 PM PDT 24 61403619626 ps
T409 /workspace/coverage/default/8.sram_ctrl_stress_all.2678489991 Jul 07 04:53:37 PM PDT 24 Jul 07 06:22:37 PM PDT 24 1243443033966 ps
T410 /workspace/coverage/default/45.sram_ctrl_mem_walk.807680404 Jul 07 05:00:44 PM PDT 24 Jul 07 05:03:42 PM PDT 24 9001159153 ps
T16 /workspace/coverage/default/1.sram_ctrl_sec_cm.905831404 Jul 07 04:53:20 PM PDT 24 Jul 07 04:53:22 PM PDT 24 415804461 ps
T411 /workspace/coverage/default/20.sram_ctrl_partial_access.658368521 Jul 07 04:54:49 PM PDT 24 Jul 07 04:55:08 PM PDT 24 2985284845 ps
T412 /workspace/coverage/default/32.sram_ctrl_stress_all.330266416 Jul 07 04:57:42 PM PDT 24 Jul 07 06:31:30 PM PDT 24 1661709180447 ps
T413 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.617227109 Jul 07 04:59:41 PM PDT 24 Jul 07 05:03:09 PM PDT 24 2410326119 ps
T414 /workspace/coverage/default/0.sram_ctrl_partial_access_b2b.331696103 Jul 07 04:53:15 PM PDT 24 Jul 07 04:56:35 PM PDT 24 30718459306 ps
T415 /workspace/coverage/default/20.sram_ctrl_smoke.498633843 Jul 07 04:54:50 PM PDT 24 Jul 07 04:55:00 PM PDT 24 425685335 ps
T416 /workspace/coverage/default/32.sram_ctrl_access_during_key_req.2010893915 Jul 07 04:57:35 PM PDT 24 Jul 07 05:09:27 PM PDT 24 13303911973 ps
T417 /workspace/coverage/default/26.sram_ctrl_lc_escalation.1005684027 Jul 07 04:56:16 PM PDT 24 Jul 07 04:57:22 PM PDT 24 17607742455 ps
T418 /workspace/coverage/default/48.sram_ctrl_bijection.39620481 Jul 07 05:01:13 PM PDT 24 Jul 07 05:38:26 PM PDT 24 267458244175 ps
T419 /workspace/coverage/default/21.sram_ctrl_smoke.830849768 Jul 07 04:55:02 PM PDT 24 Jul 07 04:55:22 PM PDT 24 551624193 ps
T420 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.3714282386 Jul 07 04:56:50 PM PDT 24 Jul 07 05:17:43 PM PDT 24 18009713806 ps
T421 /workspace/coverage/default/31.sram_ctrl_regwen.3709710390 Jul 07 04:57:18 PM PDT 24 Jul 07 05:20:54 PM PDT 24 13283906573 ps
T422 /workspace/coverage/default/46.sram_ctrl_stress_all.1563476665 Jul 07 05:00:52 PM PDT 24 Jul 07 06:41:49 PM PDT 24 172824515261 ps
T423 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.8250117 Jul 07 04:53:34 PM PDT 24 Jul 07 04:55:17 PM PDT 24 3199546908 ps
T424 /workspace/coverage/default/47.sram_ctrl_stress_pipeline.1547055132 Jul 07 05:00:55 PM PDT 24 Jul 07 05:06:59 PM PDT 24 8642494223 ps
T425 /workspace/coverage/default/44.sram_ctrl_partial_access.3641820170 Jul 07 05:00:14 PM PDT 24 Jul 07 05:00:17 PM PDT 24 3044148372 ps
T426 /workspace/coverage/default/28.sram_ctrl_max_throughput.3242377495 Jul 07 04:56:35 PM PDT 24 Jul 07 04:56:42 PM PDT 24 2663528984 ps
T427 /workspace/coverage/default/14.sram_ctrl_max_throughput.1468166306 Jul 07 04:54:03 PM PDT 24 Jul 07 04:56:36 PM PDT 24 5825903011 ps
T428 /workspace/coverage/default/6.sram_ctrl_ram_cfg.1588525594 Jul 07 04:53:32 PM PDT 24 Jul 07 04:53:36 PM PDT 24 1259752153 ps
T429 /workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.3403565688 Jul 07 05:01:17 PM PDT 24 Jul 07 05:02:54 PM PDT 24 15001301308 ps
T430 /workspace/coverage/default/8.sram_ctrl_multiple_keys.3070382928 Jul 07 04:53:34 PM PDT 24 Jul 07 04:54:11 PM PDT 24 1812770141 ps
T431 /workspace/coverage/default/34.sram_ctrl_partial_access_b2b.2138921259 Jul 07 04:58:02 PM PDT 24 Jul 07 05:05:04 PM PDT 24 29475801610 ps
T432 /workspace/coverage/default/36.sram_ctrl_max_throughput.1006813337 Jul 07 04:58:27 PM PDT 24 Jul 07 04:59:06 PM PDT 24 749599723 ps
T433 /workspace/coverage/default/45.sram_ctrl_lc_escalation.2915404321 Jul 07 05:00:44 PM PDT 24 Jul 07 05:01:24 PM PDT 24 6144674032 ps
T434 /workspace/coverage/default/8.sram_ctrl_ram_cfg.3076721813 Jul 07 04:53:36 PM PDT 24 Jul 07 04:53:40 PM PDT 24 2423653651 ps
T435 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.822616592 Jul 07 04:58:06 PM PDT 24 Jul 07 04:58:26 PM PDT 24 635942513 ps
T120 /workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.3180645701 Jul 07 04:56:57 PM PDT 24 Jul 07 04:57:54 PM PDT 24 1782980482 ps
T436 /workspace/coverage/default/22.sram_ctrl_stress_pipeline.1275569672 Jul 07 04:55:23 PM PDT 24 Jul 07 05:00:06 PM PDT 24 4070282888 ps
T437 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.1014859548 Jul 07 04:55:23 PM PDT 24 Jul 07 04:56:51 PM PDT 24 786085481 ps
T438 /workspace/coverage/default/14.sram_ctrl_multiple_keys.2382665053 Jul 07 04:53:57 PM PDT 24 Jul 07 04:57:43 PM PDT 24 2523164998 ps
T439 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.3998790339 Jul 07 04:56:16 PM PDT 24 Jul 07 05:12:51 PM PDT 24 11143896213 ps
T440 /workspace/coverage/default/41.sram_ctrl_mem_walk.1603270429 Jul 07 04:59:41 PM PDT 24 Jul 07 05:02:48 PM PDT 24 37419432858 ps
T441 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.1805903887 Jul 07 04:54:44 PM PDT 24 Jul 07 04:56:15 PM PDT 24 8388773490 ps
T442 /workspace/coverage/default/46.sram_ctrl_executable.1984033508 Jul 07 05:00:51 PM PDT 24 Jul 07 05:24:16 PM PDT 24 23159810713 ps
T443 /workspace/coverage/default/11.sram_ctrl_lc_escalation.662995306 Jul 07 04:53:45 PM PDT 24 Jul 07 04:55:06 PM PDT 24 48332102674 ps
T444 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.2003224814 Jul 07 04:54:51 PM PDT 24 Jul 07 04:56:38 PM PDT 24 44341870950 ps
T445 /workspace/coverage/default/41.sram_ctrl_stress_all.898409875 Jul 07 04:59:44 PM PDT 24 Jul 07 05:56:09 PM PDT 24 77917590388 ps
T446 /workspace/coverage/default/45.sram_ctrl_access_during_key_req.3642406871 Jul 07 05:00:36 PM PDT 24 Jul 07 05:09:52 PM PDT 24 14595500644 ps
T447 /workspace/coverage/default/49.sram_ctrl_ram_cfg.1283291421 Jul 07 05:01:34 PM PDT 24 Jul 07 05:01:39 PM PDT 24 2805398765 ps
T448 /workspace/coverage/default/41.sram_ctrl_max_throughput.1189799116 Jul 07 04:59:38 PM PDT 24 Jul 07 05:00:06 PM PDT 24 736358992 ps
T449 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.582097570 Jul 07 04:53:31 PM PDT 24 Jul 07 04:59:23 PM PDT 24 14026087161 ps
T17 /workspace/coverage/default/4.sram_ctrl_sec_cm.1214172014 Jul 07 04:53:26 PM PDT 24 Jul 07 04:53:29 PM PDT 24 160990639 ps
T450 /workspace/coverage/default/29.sram_ctrl_multiple_keys.3164621499 Jul 07 04:56:44 PM PDT 24 Jul 07 05:20:21 PM PDT 24 22632351933 ps
T451 /workspace/coverage/default/37.sram_ctrl_partial_access.3139711979 Jul 07 04:58:39 PM PDT 24 Jul 07 04:58:46 PM PDT 24 717458865 ps
T121 /workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.428209700 Jul 07 04:58:36 PM PDT 24 Jul 07 04:59:07 PM PDT 24 5478524652 ps
T452 /workspace/coverage/default/5.sram_ctrl_lc_escalation.214465531 Jul 07 04:53:32 PM PDT 24 Jul 07 04:54:07 PM PDT 24 8059763740 ps
T453 /workspace/coverage/default/30.sram_ctrl_bijection.4129993355 Jul 07 04:56:56 PM PDT 24 Jul 07 05:33:14 PM PDT 24 201462647947 ps
T454 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.2186153214 Jul 07 04:53:44 PM PDT 24 Jul 07 04:56:40 PM PDT 24 3900279313 ps
T455 /workspace/coverage/default/11.sram_ctrl_multiple_keys.4145997455 Jul 07 04:53:44 PM PDT 24 Jul 07 05:00:39 PM PDT 24 9155775474 ps
T456 /workspace/coverage/default/7.sram_ctrl_smoke.3433681594 Jul 07 04:53:34 PM PDT 24 Jul 07 04:54:00 PM PDT 24 1992267918 ps
T457 /workspace/coverage/default/14.sram_ctrl_mem_walk.2351478809 Jul 07 04:54:06 PM PDT 24 Jul 07 04:58:22 PM PDT 24 8057146770 ps
T458 /workspace/coverage/default/15.sram_ctrl_executable.1361896554 Jul 07 04:54:09 PM PDT 24 Jul 07 05:10:50 PM PDT 24 18647645410 ps
T50 /workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.2643306198 Jul 07 04:55:43 PM PDT 24 Jul 07 04:56:13 PM PDT 24 4575357788 ps
T459 /workspace/coverage/default/42.sram_ctrl_mem_partial_access.647784456 Jul 07 04:59:57 PM PDT 24 Jul 07 05:01:19 PM PDT 24 1457787112 ps
T460 /workspace/coverage/default/34.sram_ctrl_multiple_keys.310234306 Jul 07 04:57:57 PM PDT 24 Jul 07 05:01:07 PM PDT 24 33644200913 ps
T461 /workspace/coverage/default/2.sram_ctrl_executable.4288944000 Jul 07 04:53:20 PM PDT 24 Jul 07 05:14:25 PM PDT 24 86633755420 ps
T462 /workspace/coverage/default/14.sram_ctrl_regwen.3692210419 Jul 07 04:54:01 PM PDT 24 Jul 07 05:21:19 PM PDT 24 16672665260 ps
T463 /workspace/coverage/default/20.sram_ctrl_access_during_key_req.889805491 Jul 07 04:54:58 PM PDT 24 Jul 07 05:11:51 PM PDT 24 87527935794 ps
T464 /workspace/coverage/default/7.sram_ctrl_multiple_keys.3958458647 Jul 07 04:53:33 PM PDT 24 Jul 07 05:11:01 PM PDT 24 53574526303 ps
T465 /workspace/coverage/default/2.sram_ctrl_regwen.3779511503 Jul 07 04:53:21 PM PDT 24 Jul 07 05:06:37 PM PDT 24 56663930441 ps
T466 /workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.3232622661 Jul 07 04:55:31 PM PDT 24 Jul 07 04:55:56 PM PDT 24 1416049216 ps
T467 /workspace/coverage/default/29.sram_ctrl_ram_cfg.1646141956 Jul 07 04:56:52 PM PDT 24 Jul 07 04:56:56 PM PDT 24 452974792 ps
T468 /workspace/coverage/default/31.sram_ctrl_stress_all.851910579 Jul 07 04:57:22 PM PDT 24 Jul 07 05:28:12 PM PDT 24 29546804809 ps
T28 /workspace/coverage/default/2.sram_ctrl_sec_cm.1579010714 Jul 07 04:53:27 PM PDT 24 Jul 07 04:53:29 PM PDT 24 87320825 ps
T469 /workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.2858384675 Jul 07 04:53:48 PM PDT 24 Jul 07 04:55:31 PM PDT 24 1962857297 ps
T470 /workspace/coverage/default/6.sram_ctrl_multiple_keys.950999737 Jul 07 04:53:30 PM PDT 24 Jul 07 05:00:59 PM PDT 24 6219021945 ps
T471 /workspace/coverage/default/34.sram_ctrl_ram_cfg.1212752375 Jul 07 04:58:03 PM PDT 24 Jul 07 04:58:07 PM PDT 24 1536805110 ps
T472 /workspace/coverage/default/36.sram_ctrl_smoke.859091716 Jul 07 04:58:32 PM PDT 24 Jul 07 04:58:46 PM PDT 24 900321965 ps
T473 /workspace/coverage/default/16.sram_ctrl_mem_walk.345742809 Jul 07 04:54:19 PM PDT 24 Jul 07 04:56:22 PM PDT 24 4042621362 ps
T474 /workspace/coverage/default/43.sram_ctrl_mem_walk.3443252789 Jul 07 05:00:04 PM PDT 24 Jul 07 05:02:42 PM PDT 24 6937924181 ps
T475 /workspace/coverage/default/49.sram_ctrl_executable.1517057737 Jul 07 05:01:39 PM PDT 24 Jul 07 05:19:45 PM PDT 24 33573070621 ps
T476 /workspace/coverage/default/48.sram_ctrl_alert_test.986474614 Jul 07 05:01:29 PM PDT 24 Jul 07 05:01:30 PM PDT 24 13351857 ps
T477 /workspace/coverage/default/6.sram_ctrl_access_during_key_req.3542304017 Jul 07 04:53:35 PM PDT 24 Jul 07 04:59:06 PM PDT 24 2477851246 ps
T478 /workspace/coverage/default/35.sram_ctrl_smoke.649050468 Jul 07 04:58:19 PM PDT 24 Jul 07 04:59:39 PM PDT 24 414104841 ps
T479 /workspace/coverage/default/40.sram_ctrl_ram_cfg.3188261583 Jul 07 04:59:31 PM PDT 24 Jul 07 04:59:35 PM PDT 24 1875120986 ps
T480 /workspace/coverage/default/33.sram_ctrl_bijection.1987638062 Jul 07 04:57:43 PM PDT 24 Jul 07 05:14:59 PM PDT 24 82061303618 ps
T481 /workspace/coverage/default/36.sram_ctrl_partial_access_b2b.1060895780 Jul 07 04:58:29 PM PDT 24 Jul 07 05:08:26 PM PDT 24 27111626658 ps
T482 /workspace/coverage/default/39.sram_ctrl_multiple_keys.1093036056 Jul 07 04:59:06 PM PDT 24 Jul 07 05:01:29 PM PDT 24 13354280140 ps
T483 /workspace/coverage/default/46.sram_ctrl_ram_cfg.3328876223 Jul 07 05:00:51 PM PDT 24 Jul 07 05:00:55 PM PDT 24 1793690205 ps
T484 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.2140816598 Jul 07 04:53:54 PM PDT 24 Jul 07 04:54:06 PM PDT 24 721802343 ps
T485 /workspace/coverage/default/3.sram_ctrl_mem_walk.1390831984 Jul 07 04:53:26 PM PDT 24 Jul 07 04:58:19 PM PDT 24 20995871680 ps
T486 /workspace/coverage/default/2.sram_ctrl_lc_escalation.579763006 Jul 07 04:53:19 PM PDT 24 Jul 07 04:54:37 PM PDT 24 46549761217 ps
T487 /workspace/coverage/default/2.sram_ctrl_mem_walk.1804163238 Jul 07 04:53:24 PM PDT 24 Jul 07 04:56:26 PM PDT 24 24101585122 ps
T488 /workspace/coverage/default/14.sram_ctrl_stress_all.3257277791 Jul 07 04:54:03 PM PDT 24 Jul 07 06:29:18 PM PDT 24 721803546440 ps
T489 /workspace/coverage/default/9.sram_ctrl_partial_access.2608379886 Jul 07 04:53:43 PM PDT 24 Jul 07 04:53:48 PM PDT 24 387189611 ps
T490 /workspace/coverage/default/23.sram_ctrl_max_throughput.4018170622 Jul 07 04:55:39 PM PDT 24 Jul 07 04:55:50 PM PDT 24 2730866929 ps
T491 /workspace/coverage/default/39.sram_ctrl_ram_cfg.1682293313 Jul 07 04:59:20 PM PDT 24 Jul 07 04:59:25 PM PDT 24 6672651698 ps
T492 /workspace/coverage/default/15.sram_ctrl_max_throughput.3367907829 Jul 07 04:54:09 PM PDT 24 Jul 07 04:56:11 PM PDT 24 3129965779 ps
T493 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.516020098 Jul 07 05:00:13 PM PDT 24 Jul 07 05:05:01 PM PDT 24 37902602726 ps
T494 /workspace/coverage/default/24.sram_ctrl_multiple_keys.1952736590 Jul 07 04:55:50 PM PDT 24 Jul 07 05:07:14 PM PDT 24 8089519932 ps
T495 /workspace/coverage/default/0.sram_ctrl_multiple_keys.1371811188 Jul 07 04:53:12 PM PDT 24 Jul 07 05:02:57 PM PDT 24 8687784664 ps
T496 /workspace/coverage/default/18.sram_ctrl_smoke.3506871075 Jul 07 04:54:31 PM PDT 24 Jul 07 04:54:47 PM PDT 24 1578607274 ps
T497 /workspace/coverage/default/20.sram_ctrl_stress_all.1502446963 Jul 07 04:55:03 PM PDT 24 Jul 07 05:57:11 PM PDT 24 200771714867 ps
T498 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.4228945368 Jul 07 05:00:31 PM PDT 24 Jul 07 05:07:42 PM PDT 24 67458096038 ps
T499 /workspace/coverage/default/20.sram_ctrl_executable.2841547030 Jul 07 04:54:54 PM PDT 24 Jul 07 05:10:19 PM PDT 24 21166110547 ps
T500 /workspace/coverage/default/13.sram_ctrl_mem_walk.1072450473 Jul 07 04:53:51 PM PDT 24 Jul 07 04:56:36 PM PDT 24 7203790588 ps
T501 /workspace/coverage/default/39.sram_ctrl_bijection.6486065 Jul 07 04:59:06 PM PDT 24 Jul 07 05:36:04 PM PDT 24 29190468869 ps
T502 /workspace/coverage/default/28.sram_ctrl_smoke.1850830347 Jul 07 04:56:30 PM PDT 24 Jul 07 04:58:55 PM PDT 24 10195337347 ps
T503 /workspace/coverage/default/37.sram_ctrl_executable.3302202902 Jul 07 04:58:44 PM PDT 24 Jul 07 05:18:51 PM PDT 24 19674555462 ps
T504 /workspace/coverage/default/48.sram_ctrl_access_during_key_req.2060982400 Jul 07 05:01:18 PM PDT 24 Jul 07 05:27:06 PM PDT 24 16085338393 ps
T505 /workspace/coverage/default/19.sram_ctrl_regwen.388462585 Jul 07 04:54:45 PM PDT 24 Jul 07 05:11:38 PM PDT 24 19591427518 ps
T506 /workspace/coverage/default/7.sram_ctrl_bijection.649189154 Jul 07 04:53:33 PM PDT 24 Jul 07 05:43:31 PM PDT 24 400886061758 ps
T507 /workspace/coverage/default/39.sram_ctrl_executable.749890746 Jul 07 04:59:15 PM PDT 24 Jul 07 05:07:16 PM PDT 24 16855740224 ps
T508 /workspace/coverage/default/28.sram_ctrl_bijection.3347882397 Jul 07 04:56:31 PM PDT 24 Jul 07 05:14:46 PM PDT 24 48220386325 ps
T509 /workspace/coverage/default/3.sram_ctrl_partial_access.1799114113 Jul 07 04:53:26 PM PDT 24 Jul 07 04:55:38 PM PDT 24 3131657821 ps
T510 /workspace/coverage/default/10.sram_ctrl_access_during_key_req.1267638531 Jul 07 04:53:43 PM PDT 24 Jul 07 04:55:53 PM PDT 24 2052836956 ps
T511 /workspace/coverage/default/48.sram_ctrl_max_throughput.1055224028 Jul 07 05:01:18 PM PDT 24 Jul 07 05:02:32 PM PDT 24 1660082731 ps
T512 /workspace/coverage/default/47.sram_ctrl_multiple_keys.2021701508 Jul 07 05:00:56 PM PDT 24 Jul 07 05:21:06 PM PDT 24 64662912626 ps
T513 /workspace/coverage/default/21.sram_ctrl_stress_all.2858165973 Jul 07 04:55:16 PM PDT 24 Jul 07 05:38:44 PM PDT 24 351376352467 ps
T514 /workspace/coverage/default/18.sram_ctrl_stress_all.181915065 Jul 07 04:54:44 PM PDT 24 Jul 07 05:28:10 PM PDT 24 25384011888 ps
T122 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.2886924571 Jul 07 04:53:49 PM PDT 24 Jul 07 04:54:01 PM PDT 24 364304150 ps
T515 /workspace/coverage/default/1.sram_ctrl_lc_escalation.1889528226 Jul 07 04:53:16 PM PDT 24 Jul 07 04:54:34 PM PDT 24 96986389898 ps
T516 /workspace/coverage/default/19.sram_ctrl_mem_walk.2877096977 Jul 07 04:54:46 PM PDT 24 Jul 07 05:01:33 PM PDT 24 138010890214 ps
T517 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.155184304 Jul 07 04:58:49 PM PDT 24 Jul 07 05:01:01 PM PDT 24 6350357765 ps
T518 /workspace/coverage/default/28.sram_ctrl_ram_cfg.1661666244 Jul 07 04:56:45 PM PDT 24 Jul 07 04:56:49 PM PDT 24 1876048894 ps
T519 /workspace/coverage/default/40.sram_ctrl_partial_access.3501092926 Jul 07 04:59:27 PM PDT 24 Jul 07 04:59:48 PM PDT 24 2282052883 ps
T520 /workspace/coverage/default/30.sram_ctrl_lc_escalation.911062542 Jul 07 04:57:04 PM PDT 24 Jul 07 04:58:38 PM PDT 24 31049392903 ps
T521 /workspace/coverage/default/4.sram_ctrl_partial_access.1575996493 Jul 07 04:53:23 PM PDT 24 Jul 07 04:53:41 PM PDT 24 1177134813 ps
T522 /workspace/coverage/default/7.sram_ctrl_regwen.2517563835 Jul 07 04:53:36 PM PDT 24 Jul 07 04:55:55 PM PDT 24 6133066315 ps
T523 /workspace/coverage/default/49.sram_ctrl_smoke.2299689061 Jul 07 05:01:39 PM PDT 24 Jul 07 05:02:14 PM PDT 24 3203164829 ps
T524 /workspace/coverage/default/38.sram_ctrl_bijection.3601589740 Jul 07 04:58:54 PM PDT 24 Jul 07 05:07:13 PM PDT 24 6893390930 ps
T525 /workspace/coverage/default/24.sram_ctrl_bijection.651386190 Jul 07 04:55:50 PM PDT 24 Jul 07 05:36:14 PM PDT 24 132497588356 ps
T526 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.139337201 Jul 07 04:55:43 PM PDT 24 Jul 07 04:57:57 PM PDT 24 1662363871 ps
T527 /workspace/coverage/default/27.sram_ctrl_partial_access.2659120712 Jul 07 04:56:21 PM PDT 24 Jul 07 04:56:48 PM PDT 24 6076788057 ps
T528 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.4018751738 Jul 07 04:54:07 PM PDT 24 Jul 07 04:55:37 PM PDT 24 2985488053 ps
T529 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.1112794603 Jul 07 05:00:31 PM PDT 24 Jul 07 05:00:47 PM PDT 24 791524815 ps
T530 /workspace/coverage/default/0.sram_ctrl_bijection.3976562268 Jul 07 04:53:11 PM PDT 24 Jul 07 05:01:19 PM PDT 24 7258657821 ps
T531 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.1603522962 Jul 07 04:53:25 PM PDT 24 Jul 07 04:54:46 PM PDT 24 4927185673 ps
T532 /workspace/coverage/default/43.sram_ctrl_bijection.1837932084 Jul 07 05:00:01 PM PDT 24 Jul 07 05:11:45 PM PDT 24 19477841924 ps
T533 /workspace/coverage/default/32.sram_ctrl_bijection.2485808785 Jul 07 04:57:26 PM PDT 24 Jul 07 05:30:06 PM PDT 24 27108147893 ps
T534 /workspace/coverage/default/35.sram_ctrl_stress_all.2641434573 Jul 07 04:58:22 PM PDT 24 Jul 07 06:19:32 PM PDT 24 285606675997 ps
T535 /workspace/coverage/default/24.sram_ctrl_mem_walk.2120225584 Jul 07 04:55:52 PM PDT 24 Jul 07 04:58:53 PM PDT 24 10779667337 ps
T536 /workspace/coverage/default/8.sram_ctrl_max_throughput.1630350704 Jul 07 04:53:36 PM PDT 24 Jul 07 04:53:47 PM PDT 24 2439874249 ps
T537 /workspace/coverage/default/46.sram_ctrl_partial_access.2675531106 Jul 07 05:00:45 PM PDT 24 Jul 07 05:01:00 PM PDT 24 1687682541 ps
T538 /workspace/coverage/default/24.sram_ctrl_partial_access_b2b.1081176940 Jul 07 04:55:49 PM PDT 24 Jul 07 04:59:18 PM PDT 24 8060599479 ps
T539 /workspace/coverage/default/3.sram_ctrl_regwen.223009181 Jul 07 04:53:24 PM PDT 24 Jul 07 05:26:51 PM PDT 24 43954022099 ps
T540 /workspace/coverage/default/6.sram_ctrl_regwen.264798031 Jul 07 04:53:56 PM PDT 24 Jul 07 05:04:31 PM PDT 24 59627626836 ps
T541 /workspace/coverage/default/16.sram_ctrl_multiple_keys.1889603647 Jul 07 04:54:13 PM PDT 24 Jul 07 05:20:01 PM PDT 24 212055686866 ps
T542 /workspace/coverage/default/25.sram_ctrl_smoke.3406021561 Jul 07 04:56:03 PM PDT 24 Jul 07 04:56:08 PM PDT 24 430956384 ps
T543 /workspace/coverage/default/37.sram_ctrl_alert_test.2678493283 Jul 07 04:58:52 PM PDT 24 Jul 07 04:58:53 PM PDT 24 41228983 ps
T544 /workspace/coverage/default/19.sram_ctrl_bijection.1487363470 Jul 07 04:54:44 PM PDT 24 Jul 07 05:14:14 PM PDT 24 194726519794 ps
T545 /workspace/coverage/default/37.sram_ctrl_lc_escalation.537362926 Jul 07 04:58:48 PM PDT 24 Jul 07 05:00:18 PM PDT 24 57236346117 ps
T546 /workspace/coverage/default/36.sram_ctrl_partial_access.835181881 Jul 07 04:58:29 PM PDT 24 Jul 07 04:58:51 PM PDT 24 2585193329 ps
T547 /workspace/coverage/default/49.sram_ctrl_alert_test.1596637843 Jul 07 05:01:34 PM PDT 24 Jul 07 05:01:36 PM PDT 24 33067572 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%