Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.97 99.19 94.27 99.72 100.00 96.03 99.12 97.44


Total test records in report: 1034
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T548 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.2030294950 Jul 30 06:49:00 PM PDT 24 Jul 30 06:50:19 PM PDT 24 755438981 ps
T549 /workspace/coverage/default/46.sram_ctrl_access_during_key_req.720494642 Jul 30 06:50:55 PM PDT 24 Jul 30 07:00:13 PM PDT 24 101771137421 ps
T550 /workspace/coverage/default/8.sram_ctrl_bijection.1277996985 Jul 30 06:47:03 PM PDT 24 Jul 30 06:56:58 PM PDT 24 39902417311 ps
T551 /workspace/coverage/default/8.sram_ctrl_lc_escalation.1350778924 Jul 30 06:47:11 PM PDT 24 Jul 30 06:47:26 PM PDT 24 2252681033 ps
T552 /workspace/coverage/default/43.sram_ctrl_mem_walk.3615363864 Jul 30 06:50:30 PM PDT 24 Jul 30 06:53:11 PM PDT 24 2633532931 ps
T553 /workspace/coverage/default/19.sram_ctrl_regwen.3329480169 Jul 30 06:48:00 PM PDT 24 Jul 30 06:53:35 PM PDT 24 1688899497 ps
T554 /workspace/coverage/default/23.sram_ctrl_regwen.2132080922 Jul 30 06:47:50 PM PDT 24 Jul 30 06:51:40 PM PDT 24 28951941626 ps
T555 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.4120952893 Jul 30 06:49:14 PM PDT 24 Jul 30 06:52:36 PM PDT 24 3238129792 ps
T556 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.532269403 Jul 30 06:47:08 PM PDT 24 Jul 30 06:51:21 PM PDT 24 3334212119 ps
T557 /workspace/coverage/default/24.sram_ctrl_partial_access.784610771 Jul 30 06:47:49 PM PDT 24 Jul 30 06:48:00 PM PDT 24 1744287314 ps
T558 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.2282380842 Jul 30 06:47:58 PM PDT 24 Jul 30 06:51:06 PM PDT 24 2687278688 ps
T559 /workspace/coverage/default/37.sram_ctrl_stress_pipeline.4053538595 Jul 30 06:49:29 PM PDT 24 Jul 30 06:51:39 PM PDT 24 2730214278 ps
T560 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.3358334280 Jul 30 06:47:51 PM PDT 24 Jul 30 06:53:03 PM PDT 24 99305819837 ps
T561 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.592217193 Jul 30 06:47:05 PM PDT 24 Jul 30 06:48:11 PM PDT 24 990080179 ps
T562 /workspace/coverage/default/8.sram_ctrl_partial_access_b2b.575026467 Jul 30 06:47:09 PM PDT 24 Jul 30 06:57:26 PM PDT 24 92799000741 ps
T563 /workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.987051212 Jul 30 06:47:20 PM PDT 24 Jul 30 06:47:55 PM PDT 24 738373574 ps
T564 /workspace/coverage/default/13.sram_ctrl_lc_escalation.2177181953 Jul 30 06:47:37 PM PDT 24 Jul 30 06:49:12 PM PDT 24 15007928073 ps
T565 /workspace/coverage/default/39.sram_ctrl_partial_access.3062686194 Jul 30 06:49:47 PM PDT 24 Jul 30 06:50:02 PM PDT 24 1635409683 ps
T566 /workspace/coverage/default/3.sram_ctrl_smoke.4281223909 Jul 30 06:47:03 PM PDT 24 Jul 30 06:49:16 PM PDT 24 1288841406 ps
T567 /workspace/coverage/default/30.sram_ctrl_mem_partial_access.60678557 Jul 30 06:48:37 PM PDT 24 Jul 30 06:50:00 PM PDT 24 9038151380 ps
T568 /workspace/coverage/default/9.sram_ctrl_regwen.820298161 Jul 30 06:47:17 PM PDT 24 Jul 30 07:02:23 PM PDT 24 5049389148 ps
T569 /workspace/coverage/default/19.sram_ctrl_smoke.1064771202 Jul 30 06:47:51 PM PDT 24 Jul 30 06:48:54 PM PDT 24 3681727628 ps
T570 /workspace/coverage/default/49.sram_ctrl_multiple_keys.1237701360 Jul 30 06:51:28 PM PDT 24 Jul 30 07:11:30 PM PDT 24 20824602530 ps
T571 /workspace/coverage/default/22.sram_ctrl_access_during_key_req.2506472852 Jul 30 06:47:55 PM PDT 24 Jul 30 06:59:40 PM PDT 24 10263483843 ps
T572 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.3642360648 Jul 30 06:46:59 PM PDT 24 Jul 30 06:49:19 PM PDT 24 798228029 ps
T573 /workspace/coverage/default/27.sram_ctrl_multiple_keys.1102687400 Jul 30 06:48:15 PM PDT 24 Jul 30 07:02:38 PM PDT 24 36738742439 ps
T574 /workspace/coverage/default/1.sram_ctrl_mem_walk.1866242251 Jul 30 06:47:18 PM PDT 24 Jul 30 06:51:33 PM PDT 24 3944056852 ps
T575 /workspace/coverage/default/43.sram_ctrl_executable.265299647 Jul 30 06:50:27 PM PDT 24 Jul 30 07:15:05 PM PDT 24 46662825165 ps
T576 /workspace/coverage/default/41.sram_ctrl_multiple_keys.3396051059 Jul 30 06:50:08 PM PDT 24 Jul 30 07:03:59 PM PDT 24 27368777348 ps
T577 /workspace/coverage/default/12.sram_ctrl_max_throughput.1111007177 Jul 30 06:47:34 PM PDT 24 Jul 30 06:47:52 PM PDT 24 2800119144 ps
T578 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.159802071 Jul 30 06:50:02 PM PDT 24 Jul 30 06:57:13 PM PDT 24 11237695797 ps
T579 /workspace/coverage/default/12.sram_ctrl_ram_cfg.379876858 Jul 30 06:47:44 PM PDT 24 Jul 30 06:47:48 PM PDT 24 393053095 ps
T580 /workspace/coverage/default/21.sram_ctrl_alert_test.3447100495 Jul 30 06:47:52 PM PDT 24 Jul 30 06:47:53 PM PDT 24 90949600 ps
T581 /workspace/coverage/default/41.sram_ctrl_regwen.2390175819 Jul 30 06:50:13 PM PDT 24 Jul 30 07:01:34 PM PDT 24 2463301844 ps
T582 /workspace/coverage/default/13.sram_ctrl_smoke.878563210 Jul 30 06:47:47 PM PDT 24 Jul 30 06:47:53 PM PDT 24 4304211549 ps
T583 /workspace/coverage/default/22.sram_ctrl_smoke.1932987377 Jul 30 06:47:49 PM PDT 24 Jul 30 06:49:41 PM PDT 24 683747885 ps
T17 /workspace/coverage/default/1.sram_ctrl_sec_cm.2573231591 Jul 30 06:46:59 PM PDT 24 Jul 30 06:47:03 PM PDT 24 178232553 ps
T584 /workspace/coverage/default/43.sram_ctrl_lc_escalation.3891814889 Jul 30 06:50:29 PM PDT 24 Jul 30 06:51:10 PM PDT 24 6822642689 ps
T585 /workspace/coverage/default/3.sram_ctrl_executable.3267489730 Jul 30 06:47:00 PM PDT 24 Jul 30 07:09:37 PM PDT 24 18949780726 ps
T586 /workspace/coverage/default/43.sram_ctrl_max_throughput.3621831163 Jul 30 06:50:26 PM PDT 24 Jul 30 06:52:11 PM PDT 24 800431885 ps
T587 /workspace/coverage/default/27.sram_ctrl_mem_walk.261004556 Jul 30 06:48:19 PM PDT 24 Jul 30 06:51:21 PM PDT 24 31067598024 ps
T588 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.1738570712 Jul 30 06:49:35 PM PDT 24 Jul 30 06:52:21 PM PDT 24 16173607981 ps
T589 /workspace/coverage/default/41.sram_ctrl_smoke.3319978036 Jul 30 06:50:06 PM PDT 24 Jul 30 06:50:24 PM PDT 24 4528751503 ps
T590 /workspace/coverage/default/25.sram_ctrl_partial_access.1850474395 Jul 30 06:48:01 PM PDT 24 Jul 30 06:49:32 PM PDT 24 971509447 ps
T591 /workspace/coverage/default/43.sram_ctrl_alert_test.3430831343 Jul 30 06:50:32 PM PDT 24 Jul 30 06:50:33 PM PDT 24 129973720 ps
T592 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.617984319 Jul 30 06:51:14 PM PDT 24 Jul 30 06:55:26 PM PDT 24 8034607008 ps
T593 /workspace/coverage/default/21.sram_ctrl_stress_all.2290264229 Jul 30 06:47:53 PM PDT 24 Jul 30 07:11:04 PM PDT 24 56495833990 ps
T594 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.2682940636 Jul 30 06:47:39 PM PDT 24 Jul 30 06:50:38 PM PDT 24 2336518546 ps
T595 /workspace/coverage/default/47.sram_ctrl_executable.3165517861 Jul 30 06:51:08 PM PDT 24 Jul 30 07:14:46 PM PDT 24 21270146518 ps
T596 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.3214597608 Jul 30 06:47:51 PM PDT 24 Jul 30 06:54:30 PM PDT 24 23812094097 ps
T597 /workspace/coverage/default/34.sram_ctrl_bijection.242001612 Jul 30 06:49:01 PM PDT 24 Jul 30 07:29:49 PM PDT 24 211723293248 ps
T598 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.2166935044 Jul 30 06:47:51 PM PDT 24 Jul 30 06:47:56 PM PDT 24 2091942346 ps
T599 /workspace/coverage/default/39.sram_ctrl_regwen.1757323102 Jul 30 06:49:58 PM PDT 24 Jul 30 07:15:41 PM PDT 24 5797468930 ps
T600 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.271948276 Jul 30 06:47:35 PM PDT 24 Jul 30 06:48:21 PM PDT 24 4551486736 ps
T601 /workspace/coverage/default/10.sram_ctrl_lc_escalation.1952068931 Jul 30 06:47:28 PM PDT 24 Jul 30 06:48:40 PM PDT 24 11958634501 ps
T602 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.4287870110 Jul 30 06:47:57 PM PDT 24 Jul 30 06:48:09 PM PDT 24 1412667083 ps
T603 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.218660119 Jul 30 06:49:24 PM PDT 24 Jul 30 06:51:12 PM PDT 24 3318649660 ps
T604 /workspace/coverage/default/34.sram_ctrl_access_during_key_req.2810794064 Jul 30 06:49:00 PM PDT 24 Jul 30 06:56:18 PM PDT 24 36381852388 ps
T605 /workspace/coverage/default/29.sram_ctrl_alert_test.531796047 Jul 30 06:48:28 PM PDT 24 Jul 30 06:48:29 PM PDT 24 71852474 ps
T606 /workspace/coverage/default/40.sram_ctrl_regwen.227527388 Jul 30 06:50:01 PM PDT 24 Jul 30 07:01:48 PM PDT 24 16200734456 ps
T607 /workspace/coverage/default/25.sram_ctrl_stress_all.1233212213 Jul 30 06:48:04 PM PDT 24 Jul 30 08:07:12 PM PDT 24 194453243730 ps
T608 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.2210032682 Jul 30 06:48:53 PM PDT 24 Jul 30 06:51:41 PM PDT 24 10704858610 ps
T609 /workspace/coverage/default/3.sram_ctrl_mem_walk.3561609934 Jul 30 06:47:03 PM PDT 24 Jul 30 06:50:01 PM PDT 24 37458214777 ps
T610 /workspace/coverage/default/21.sram_ctrl_partial_access_b2b.3244492614 Jul 30 06:47:51 PM PDT 24 Jul 30 06:49:54 PM PDT 24 21290737451 ps
T611 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.1782963377 Jul 30 06:47:05 PM PDT 24 Jul 30 06:51:48 PM PDT 24 162345428617 ps
T612 /workspace/coverage/default/9.sram_ctrl_stress_all.101139020 Jul 30 06:47:12 PM PDT 24 Jul 30 08:33:37 PM PDT 24 662577110342 ps
T613 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.783565265 Jul 30 06:47:55 PM PDT 24 Jul 30 06:48:22 PM PDT 24 748557297 ps
T614 /workspace/coverage/default/18.sram_ctrl_multiple_keys.2054343751 Jul 30 06:47:42 PM PDT 24 Jul 30 07:06:09 PM PDT 24 58227608510 ps
T615 /workspace/coverage/default/24.sram_ctrl_mem_walk.873030169 Jul 30 06:47:57 PM PDT 24 Jul 30 06:53:57 PM PDT 24 115319524179 ps
T616 /workspace/coverage/default/3.sram_ctrl_max_throughput.1575847648 Jul 30 06:46:58 PM PDT 24 Jul 30 06:47:14 PM PDT 24 4596776815 ps
T617 /workspace/coverage/default/40.sram_ctrl_mem_walk.146839604 Jul 30 06:50:05 PM PDT 24 Jul 30 06:52:19 PM PDT 24 6576078255 ps
T618 /workspace/coverage/default/6.sram_ctrl_bijection.2408571404 Jul 30 06:47:05 PM PDT 24 Jul 30 07:22:04 PM PDT 24 58410556041 ps
T619 /workspace/coverage/default/40.sram_ctrl_stress_all.3119048870 Jul 30 06:50:06 PM PDT 24 Jul 30 07:49:49 PM PDT 24 169080554805 ps
T620 /workspace/coverage/default/1.sram_ctrl_lc_escalation.1870639779 Jul 30 06:47:03 PM PDT 24 Jul 30 06:47:30 PM PDT 24 7806484678 ps
T621 /workspace/coverage/default/30.sram_ctrl_bijection.1351128099 Jul 30 06:48:31 PM PDT 24 Jul 30 07:02:04 PM PDT 24 220709906733 ps
T622 /workspace/coverage/default/21.sram_ctrl_max_throughput.3079536647 Jul 30 06:47:49 PM PDT 24 Jul 30 06:48:30 PM PDT 24 2928931617 ps
T623 /workspace/coverage/default/18.sram_ctrl_lc_escalation.3520118481 Jul 30 06:47:51 PM PDT 24 Jul 30 06:49:04 PM PDT 24 12141292392 ps
T624 /workspace/coverage/default/2.sram_ctrl_executable.4164049932 Jul 30 06:47:09 PM PDT 24 Jul 30 07:05:15 PM PDT 24 83340698289 ps
T625 /workspace/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.2724706596 Jul 30 06:47:46 PM PDT 24 Jul 30 06:49:09 PM PDT 24 1667693002 ps
T626 /workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.3608596712 Jul 30 06:50:22 PM PDT 24 Jul 30 06:51:01 PM PDT 24 2913377035 ps
T627 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.1666647185 Jul 30 06:47:20 PM PDT 24 Jul 30 06:51:33 PM PDT 24 11084382051 ps
T628 /workspace/coverage/default/16.sram_ctrl_partial_access.2609611669 Jul 30 06:47:49 PM PDT 24 Jul 30 06:50:30 PM PDT 24 5136948466 ps
T629 /workspace/coverage/default/8.sram_ctrl_smoke.1641042541 Jul 30 06:47:10 PM PDT 24 Jul 30 06:47:18 PM PDT 24 2113034965 ps
T630 /workspace/coverage/default/8.sram_ctrl_max_throughput.1485195692 Jul 30 06:47:15 PM PDT 24 Jul 30 06:49:50 PM PDT 24 9521197967 ps
T631 /workspace/coverage/default/46.sram_ctrl_executable.1204330433 Jul 30 06:50:54 PM PDT 24 Jul 30 07:11:55 PM PDT 24 98089575708 ps
T632 /workspace/coverage/default/26.sram_ctrl_executable.4294907477 Jul 30 06:48:11 PM PDT 24 Jul 30 06:59:09 PM PDT 24 49574445370 ps
T633 /workspace/coverage/default/46.sram_ctrl_ram_cfg.92486211 Jul 30 06:50:58 PM PDT 24 Jul 30 06:51:02 PM PDT 24 685223200 ps
T634 /workspace/coverage/default/31.sram_ctrl_executable.433061865 Jul 30 06:48:38 PM PDT 24 Jul 30 07:04:39 PM PDT 24 53742577750 ps
T635 /workspace/coverage/default/47.sram_ctrl_max_throughput.2168752660 Jul 30 06:51:06 PM PDT 24 Jul 30 06:52:40 PM PDT 24 1668616760 ps
T636 /workspace/coverage/default/16.sram_ctrl_mem_walk.2113028757 Jul 30 06:47:57 PM PDT 24 Jul 30 06:51:23 PM PDT 24 115626888836 ps
T637 /workspace/coverage/default/30.sram_ctrl_partial_access_b2b.2672915245 Jul 30 06:48:34 PM PDT 24 Jul 30 06:56:40 PM PDT 24 51909355216 ps
T638 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.4020710271 Jul 30 06:49:47 PM PDT 24 Jul 30 06:54:14 PM PDT 24 28490897628 ps
T639 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.544717305 Jul 30 06:51:25 PM PDT 24 Jul 30 06:51:54 PM PDT 24 3412525189 ps
T640 /workspace/coverage/default/2.sram_ctrl_regwen.3460008651 Jul 30 06:46:59 PM PDT 24 Jul 30 07:05:19 PM PDT 24 20475476385 ps
T641 /workspace/coverage/default/48.sram_ctrl_ram_cfg.2429012564 Jul 30 06:51:17 PM PDT 24 Jul 30 06:51:21 PM PDT 24 3044158487 ps
T642 /workspace/coverage/default/48.sram_ctrl_regwen.1414903425 Jul 30 06:51:16 PM PDT 24 Jul 30 06:59:25 PM PDT 24 34702451574 ps
T643 /workspace/coverage/default/29.sram_ctrl_partial_access.284965712 Jul 30 06:48:28 PM PDT 24 Jul 30 06:49:38 PM PDT 24 1165840098 ps
T644 /workspace/coverage/default/45.sram_ctrl_stress_all.1026517716 Jul 30 06:50:53 PM PDT 24 Jul 30 07:36:44 PM PDT 24 214276674997 ps
T28 /workspace/coverage/default/2.sram_ctrl_sec_cm.2525142451 Jul 30 06:47:01 PM PDT 24 Jul 30 06:47:05 PM PDT 24 1171844037 ps
T645 /workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.2127392936 Jul 30 06:48:39 PM PDT 24 Jul 30 06:51:09 PM PDT 24 4278944088 ps
T646 /workspace/coverage/default/20.sram_ctrl_regwen.3257163975 Jul 30 06:47:56 PM PDT 24 Jul 30 07:01:47 PM PDT 24 8744823711 ps
T647 /workspace/coverage/default/27.sram_ctrl_regwen.1948030577 Jul 30 06:48:16 PM PDT 24 Jul 30 07:17:32 PM PDT 24 19000676022 ps
T648 /workspace/coverage/default/15.sram_ctrl_mem_partial_access.224528032 Jul 30 06:47:42 PM PDT 24 Jul 30 06:50:33 PM PDT 24 70068188752 ps
T649 /workspace/coverage/default/9.sram_ctrl_max_throughput.716913181 Jul 30 06:47:07 PM PDT 24 Jul 30 06:47:40 PM PDT 24 2987505247 ps
T650 /workspace/coverage/default/41.sram_ctrl_max_throughput.542165515 Jul 30 06:50:06 PM PDT 24 Jul 30 06:51:13 PM PDT 24 1567979083 ps
T651 /workspace/coverage/default/46.sram_ctrl_bijection.1502157659 Jul 30 06:50:52 PM PDT 24 Jul 30 07:21:46 PM PDT 24 80233647242 ps
T652 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.1940155631 Jul 30 06:47:52 PM PDT 24 Jul 30 06:50:27 PM PDT 24 19050590494 ps
T653 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.1725757973 Jul 30 06:50:11 PM PDT 24 Jul 30 07:05:32 PM PDT 24 38670477196 ps
T654 /workspace/coverage/default/28.sram_ctrl_smoke.798245363 Jul 30 06:48:30 PM PDT 24 Jul 30 06:48:43 PM PDT 24 2029217378 ps
T655 /workspace/coverage/default/32.sram_ctrl_executable.1496876099 Jul 30 06:48:54 PM PDT 24 Jul 30 07:14:32 PM PDT 24 31422620451 ps
T656 /workspace/coverage/default/49.sram_ctrl_stress_all.2840847970 Jul 30 06:51:32 PM PDT 24 Jul 30 08:30:13 PM PDT 24 1757588077650 ps
T657 /workspace/coverage/default/11.sram_ctrl_regwen.1114048858 Jul 30 06:47:35 PM PDT 24 Jul 30 07:07:46 PM PDT 24 13387100128 ps
T658 /workspace/coverage/default/24.sram_ctrl_lc_escalation.102582144 Jul 30 06:47:56 PM PDT 24 Jul 30 06:49:11 PM PDT 24 25452357412 ps
T659 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.2348002341 Jul 30 06:47:41 PM PDT 24 Jul 30 06:56:25 PM PDT 24 84438767038 ps
T660 /workspace/coverage/default/9.sram_ctrl_lc_escalation.2434890666 Jul 30 06:47:20 PM PDT 24 Jul 30 06:49:01 PM PDT 24 207525936997 ps
T661 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.2328753567 Jul 30 06:47:18 PM PDT 24 Jul 30 06:47:43 PM PDT 24 10151031874 ps
T662 /workspace/coverage/default/49.sram_ctrl_ram_cfg.1221258028 Jul 30 06:51:28 PM PDT 24 Jul 30 06:51:31 PM PDT 24 1248961086 ps
T663 /workspace/coverage/default/40.sram_ctrl_multiple_keys.3350746118 Jul 30 06:50:01 PM PDT 24 Jul 30 06:58:34 PM PDT 24 2553609178 ps
T664 /workspace/coverage/default/6.sram_ctrl_executable.3432886853 Jul 30 06:47:01 PM PDT 24 Jul 30 06:58:37 PM PDT 24 6390564151 ps
T665 /workspace/coverage/default/44.sram_ctrl_smoke.3265219561 Jul 30 06:50:33 PM PDT 24 Jul 30 06:52:09 PM PDT 24 3446733593 ps
T666 /workspace/coverage/default/15.sram_ctrl_stress_all.1778567055 Jul 30 06:47:51 PM PDT 24 Jul 30 08:59:03 PM PDT 24 771197695428 ps
T667 /workspace/coverage/default/27.sram_ctrl_executable.1077587450 Jul 30 06:48:17 PM PDT 24 Jul 30 07:05:54 PM PDT 24 103761018106 ps
T668 /workspace/coverage/default/33.sram_ctrl_multiple_keys.2249010077 Jul 30 06:48:55 PM PDT 24 Jul 30 07:08:50 PM PDT 24 54098051674 ps
T669 /workspace/coverage/default/26.sram_ctrl_ram_cfg.932664993 Jul 30 06:48:15 PM PDT 24 Jul 30 06:48:19 PM PDT 24 362385506 ps
T670 /workspace/coverage/default/27.sram_ctrl_stress_all.2351735201 Jul 30 06:48:24 PM PDT 24 Jul 30 08:07:03 PM PDT 24 241542021646 ps
T671 /workspace/coverage/default/16.sram_ctrl_ram_cfg.3263070670 Jul 30 06:47:54 PM PDT 24 Jul 30 06:47:58 PM PDT 24 2811859372 ps
T672 /workspace/coverage/default/41.sram_ctrl_stress_all.2741852660 Jul 30 06:50:20 PM PDT 24 Jul 30 07:11:11 PM PDT 24 89606528364 ps
T673 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.1111693547 Jul 30 06:47:50 PM PDT 24 Jul 30 06:50:26 PM PDT 24 4937474982 ps
T674 /workspace/coverage/default/17.sram_ctrl_bijection.742434178 Jul 30 06:47:41 PM PDT 24 Jul 30 07:08:37 PM PDT 24 863704661558 ps
T675 /workspace/coverage/default/11.sram_ctrl_partial_access.132641889 Jul 30 06:47:30 PM PDT 24 Jul 30 06:47:49 PM PDT 24 654038393 ps
T676 /workspace/coverage/default/4.sram_ctrl_multiple_keys.3718617039 Jul 30 06:47:14 PM PDT 24 Jul 30 06:59:05 PM PDT 24 18262292773 ps
T677 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.1186689307 Jul 30 06:48:32 PM PDT 24 Jul 30 06:50:58 PM PDT 24 3588038565 ps
T678 /workspace/coverage/default/8.sram_ctrl_partial_access.3281233689 Jul 30 06:47:12 PM PDT 24 Jul 30 06:47:37 PM PDT 24 6783080967 ps
T679 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.1442549541 Jul 30 06:49:50 PM PDT 24 Jul 30 06:51:04 PM PDT 24 2743832919 ps
T680 /workspace/coverage/default/5.sram_ctrl_partial_access.2375313190 Jul 30 06:47:03 PM PDT 24 Jul 30 06:47:20 PM PDT 24 2300887814 ps
T681 /workspace/coverage/default/15.sram_ctrl_mem_walk.164907161 Jul 30 06:47:42 PM PDT 24 Jul 30 06:49:54 PM PDT 24 16458154099 ps
T682 /workspace/coverage/default/21.sram_ctrl_bijection.975797865 Jul 30 06:47:54 PM PDT 24 Jul 30 07:32:16 PM PDT 24 660976583913 ps
T683 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.325590641 Jul 30 06:47:48 PM PDT 24 Jul 30 06:53:19 PM PDT 24 60548202140 ps
T29 /workspace/coverage/default/4.sram_ctrl_sec_cm.1341953138 Jul 30 06:47:12 PM PDT 24 Jul 30 06:47:15 PM PDT 24 749449393 ps
T684 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.3644365818 Jul 30 06:47:55 PM PDT 24 Jul 30 07:02:42 PM PDT 24 47365422207 ps
T685 /workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.619993975 Jul 30 06:47:20 PM PDT 24 Jul 30 06:49:32 PM PDT 24 1124174249 ps
T686 /workspace/coverage/default/48.sram_ctrl_max_throughput.715885664 Jul 30 06:51:14 PM PDT 24 Jul 30 06:51:22 PM PDT 24 2382988379 ps
T687 /workspace/coverage/default/46.sram_ctrl_partial_access_b2b.2492928411 Jul 30 06:50:55 PM PDT 24 Jul 30 07:01:29 PM PDT 24 54804861264 ps
T688 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.1935304495 Jul 30 06:47:49 PM PDT 24 Jul 30 07:03:40 PM PDT 24 124353253259 ps
T689 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.1358364217 Jul 30 06:50:54 PM PDT 24 Jul 30 06:51:11 PM PDT 24 2793370827 ps
T690 /workspace/coverage/default/14.sram_ctrl_mem_walk.927176699 Jul 30 06:47:41 PM PDT 24 Jul 30 06:52:44 PM PDT 24 55160963362 ps
T691 /workspace/coverage/default/34.sram_ctrl_max_throughput.3055390412 Jul 30 06:48:58 PM PDT 24 Jul 30 06:50:30 PM PDT 24 776931772 ps
T46 /workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.1567633448 Jul 30 06:49:28 PM PDT 24 Jul 30 06:52:21 PM PDT 24 8887752649 ps
T692 /workspace/coverage/default/32.sram_ctrl_bijection.4147898650 Jul 30 06:48:47 PM PDT 24 Jul 30 07:33:28 PM PDT 24 410843998219 ps
T693 /workspace/coverage/default/14.sram_ctrl_multiple_keys.2984278152 Jul 30 06:47:37 PM PDT 24 Jul 30 07:11:40 PM PDT 24 43679615737 ps
T694 /workspace/coverage/default/5.sram_ctrl_partial_access_b2b.3380634451 Jul 30 06:47:06 PM PDT 24 Jul 30 06:53:33 PM PDT 24 7293554387 ps
T695 /workspace/coverage/default/33.sram_ctrl_regwen.4137011443 Jul 30 06:48:57 PM PDT 24 Jul 30 06:57:36 PM PDT 24 11360945762 ps
T696 /workspace/coverage/default/7.sram_ctrl_mem_walk.2834493641 Jul 30 06:47:27 PM PDT 24 Jul 30 06:52:59 PM PDT 24 57400413574 ps
T697 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.3402852415 Jul 30 06:49:13 PM PDT 24 Jul 30 06:49:49 PM PDT 24 742893804 ps
T698 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.3352896146 Jul 30 06:47:36 PM PDT 24 Jul 30 06:51:18 PM PDT 24 4032702110 ps
T699 /workspace/coverage/default/25.sram_ctrl_mem_partial_access.130987956 Jul 30 06:48:04 PM PDT 24 Jul 30 06:49:27 PM PDT 24 3044931048 ps
T700 /workspace/coverage/default/24.sram_ctrl_stress_all.2308356546 Jul 30 06:47:53 PM PDT 24 Jul 30 08:45:05 PM PDT 24 203159105829 ps
T701 /workspace/coverage/default/45.sram_ctrl_partial_access.3639802459 Jul 30 06:50:41 PM PDT 24 Jul 30 06:51:08 PM PDT 24 3563584310 ps
T702 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.3453070608 Jul 30 06:49:12 PM PDT 24 Jul 30 06:55:41 PM PDT 24 17226262629 ps
T703 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.2911689616 Jul 30 06:47:43 PM PDT 24 Jul 30 06:48:21 PM PDT 24 1477143158 ps
T704 /workspace/coverage/default/9.sram_ctrl_smoke.1738982688 Jul 30 06:47:08 PM PDT 24 Jul 30 06:47:19 PM PDT 24 540654376 ps
T705 /workspace/coverage/default/32.sram_ctrl_mem_walk.2989979242 Jul 30 06:48:51 PM PDT 24 Jul 30 06:56:12 PM PDT 24 258727959788 ps
T706 /workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.3522072323 Jul 30 06:47:03 PM PDT 24 Jul 30 06:47:22 PM PDT 24 772638680 ps
T707 /workspace/coverage/default/34.sram_ctrl_smoke.983486668 Jul 30 06:48:55 PM PDT 24 Jul 30 06:49:02 PM PDT 24 737676341 ps
T708 /workspace/coverage/default/36.sram_ctrl_mem_walk.1929373305 Jul 30 06:49:26 PM PDT 24 Jul 30 06:54:27 PM PDT 24 18758907175 ps
T709 /workspace/coverage/default/39.sram_ctrl_stress_all.2708861628 Jul 30 06:49:50 PM PDT 24 Jul 30 09:47:33 PM PDT 24 1479475583332 ps
T710 /workspace/coverage/default/46.sram_ctrl_smoke.2346720130 Jul 30 06:50:54 PM PDT 24 Jul 30 06:50:58 PM PDT 24 378765820 ps
T711 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.3880873088 Jul 30 06:47:06 PM PDT 24 Jul 30 06:52:38 PM PDT 24 19994418437 ps
T712 /workspace/coverage/default/6.sram_ctrl_alert_test.2675357993 Jul 30 06:47:14 PM PDT 24 Jul 30 06:47:15 PM PDT 24 38245522 ps
T713 /workspace/coverage/default/27.sram_ctrl_lc_escalation.3690015427 Jul 30 06:48:15 PM PDT 24 Jul 30 06:49:15 PM PDT 24 9319189389 ps
T714 /workspace/coverage/default/14.sram_ctrl_lc_escalation.1931932806 Jul 30 06:47:38 PM PDT 24 Jul 30 06:48:21 PM PDT 24 27820378554 ps
T715 /workspace/coverage/default/46.sram_ctrl_max_throughput.3159006659 Jul 30 06:50:55 PM PDT 24 Jul 30 06:51:21 PM PDT 24 1414828815 ps
T716 /workspace/coverage/default/5.sram_ctrl_max_throughput.3566329873 Jul 30 06:46:59 PM PDT 24 Jul 30 06:47:52 PM PDT 24 2942982091 ps
T717 /workspace/coverage/default/27.sram_ctrl_ram_cfg.3361453040 Jul 30 06:48:17 PM PDT 24 Jul 30 06:48:21 PM PDT 24 680022482 ps
T718 /workspace/coverage/default/34.sram_ctrl_regwen.160633415 Jul 30 06:49:05 PM PDT 24 Jul 30 06:50:53 PM PDT 24 3972929410 ps
T719 /workspace/coverage/default/29.sram_ctrl_lc_escalation.1939273875 Jul 30 06:48:30 PM PDT 24 Jul 30 06:49:10 PM PDT 24 8361275859 ps
T720 /workspace/coverage/default/7.sram_ctrl_ram_cfg.635265511 Jul 30 06:47:03 PM PDT 24 Jul 30 06:47:08 PM PDT 24 1692398415 ps
T721 /workspace/coverage/default/14.sram_ctrl_stress_all.1267483925 Jul 30 06:47:49 PM PDT 24 Jul 30 08:29:14 PM PDT 24 241776666919 ps
T722 /workspace/coverage/default/23.sram_ctrl_max_throughput.3304874657 Jul 30 06:47:56 PM PDT 24 Jul 30 06:48:07 PM PDT 24 2831737159 ps
T723 /workspace/coverage/default/39.sram_ctrl_executable.2665731409 Jul 30 06:50:02 PM PDT 24 Jul 30 07:04:04 PM PDT 24 61615075705 ps
T724 /workspace/coverage/default/16.sram_ctrl_executable.374877821 Jul 30 06:47:40 PM PDT 24 Jul 30 07:01:34 PM PDT 24 49858691701 ps
T725 /workspace/coverage/default/49.sram_ctrl_alert_test.162441939 Jul 30 06:51:34 PM PDT 24 Jul 30 06:51:35 PM PDT 24 16458999 ps
T726 /workspace/coverage/default/30.sram_ctrl_executable.883906129 Jul 30 06:48:31 PM PDT 24 Jul 30 06:50:51 PM PDT 24 5228708889 ps
T727 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.4084137568 Jul 30 06:48:29 PM PDT 24 Jul 30 06:59:01 PM PDT 24 30491739075 ps
T728 /workspace/coverage/default/48.sram_ctrl_bijection.983496443 Jul 30 06:51:10 PM PDT 24 Jul 30 07:01:11 PM PDT 24 54713556575 ps
T729 /workspace/coverage/default/49.sram_ctrl_max_throughput.2032385109 Jul 30 06:51:25 PM PDT 24 Jul 30 06:53:51 PM PDT 24 801861398 ps
T730 /workspace/coverage/default/37.sram_ctrl_alert_test.735921200 Jul 30 06:49:35 PM PDT 24 Jul 30 06:49:36 PM PDT 24 41750232 ps
T731 /workspace/coverage/default/6.sram_ctrl_stress_all.3969588766 Jul 30 06:47:00 PM PDT 24 Jul 30 07:27:39 PM PDT 24 58792072588 ps
T732 /workspace/coverage/default/2.sram_ctrl_multiple_keys.2242128698 Jul 30 06:47:04 PM PDT 24 Jul 30 06:49:22 PM PDT 24 25919734575 ps
T733 /workspace/coverage/default/25.sram_ctrl_mem_walk.2969592673 Jul 30 06:48:02 PM PDT 24 Jul 30 06:50:39 PM PDT 24 6935886134 ps
T734 /workspace/coverage/default/18.sram_ctrl_bijection.4022977440 Jul 30 06:47:51 PM PDT 24 Jul 30 07:21:30 PM PDT 24 116096988434 ps
T735 /workspace/coverage/default/6.sram_ctrl_multiple_keys.2290737850 Jul 30 06:47:03 PM PDT 24 Jul 30 07:05:49 PM PDT 24 250192754497 ps
T736 /workspace/coverage/default/32.sram_ctrl_partial_access.2717951042 Jul 30 06:48:47 PM PDT 24 Jul 30 06:51:11 PM PDT 24 2496066971 ps
T737 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.4102728057 Jul 30 06:50:00 PM PDT 24 Jul 30 06:50:09 PM PDT 24 1422059603 ps
T738 /workspace/coverage/default/15.sram_ctrl_multiple_keys.4067262009 Jul 30 06:47:49 PM PDT 24 Jul 30 06:58:47 PM PDT 24 13430299336 ps
T739 /workspace/coverage/default/10.sram_ctrl_regwen.4272564966 Jul 30 06:47:34 PM PDT 24 Jul 30 06:50:39 PM PDT 24 3383134281 ps
T740 /workspace/coverage/default/40.sram_ctrl_bijection.2480660770 Jul 30 06:50:00 PM PDT 24 Jul 30 07:07:08 PM PDT 24 14761821077 ps
T741 /workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.866221070 Jul 30 06:48:25 PM PDT 24 Jul 30 06:50:55 PM PDT 24 1396032767 ps
T742 /workspace/coverage/default/0.sram_ctrl_alert_test.2873908673 Jul 30 06:47:13 PM PDT 24 Jul 30 06:47:14 PM PDT 24 40234983 ps
T743 /workspace/coverage/default/7.sram_ctrl_lc_escalation.3672731590 Jul 30 06:47:06 PM PDT 24 Jul 30 06:47:58 PM PDT 24 32941143500 ps
T744 /workspace/coverage/default/44.sram_ctrl_multiple_keys.4205002113 Jul 30 06:50:33 PM PDT 24 Jul 30 06:54:21 PM PDT 24 17057689971 ps
T745 /workspace/coverage/default/26.sram_ctrl_max_throughput.633768316 Jul 30 06:48:07 PM PDT 24 Jul 30 06:48:17 PM PDT 24 694814008 ps
T746 /workspace/coverage/default/42.sram_ctrl_mem_partial_access.4049245626 Jul 30 06:50:23 PM PDT 24 Jul 30 06:51:41 PM PDT 24 2830020184 ps
T747 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.4006066180 Jul 30 06:47:51 PM PDT 24 Jul 30 06:49:45 PM PDT 24 3100725757 ps
T748 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.144298176 Jul 30 06:48:51 PM PDT 24 Jul 30 06:51:31 PM PDT 24 6864314990 ps
T749 /workspace/coverage/default/28.sram_ctrl_executable.2090745539 Jul 30 06:48:26 PM PDT 24 Jul 30 06:53:38 PM PDT 24 18557358706 ps
T750 /workspace/coverage/default/17.sram_ctrl_smoke.3194883282 Jul 30 06:47:39 PM PDT 24 Jul 30 06:47:53 PM PDT 24 2067683367 ps
T751 /workspace/coverage/default/37.sram_ctrl_stress_all.908751493 Jul 30 06:49:36 PM PDT 24 Jul 30 07:31:54 PM PDT 24 1108676133671 ps
T752 /workspace/coverage/default/43.sram_ctrl_bijection.3240024502 Jul 30 06:50:27 PM PDT 24 Jul 30 06:58:50 PM PDT 24 43053274797 ps
T753 /workspace/coverage/default/10.sram_ctrl_max_throughput.3854824118 Jul 30 06:47:19 PM PDT 24 Jul 30 06:47:48 PM PDT 24 751030048 ps
T120 /workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.2643284208 Jul 30 06:48:01 PM PDT 24 Jul 30 06:48:24 PM PDT 24 4064518508 ps
T754 /workspace/coverage/default/39.sram_ctrl_bijection.3582652556 Jul 30 06:49:43 PM PDT 24 Jul 30 07:10:32 PM PDT 24 72434229763 ps
T755 /workspace/coverage/default/10.sram_ctrl_alert_test.3219540084 Jul 30 06:47:38 PM PDT 24 Jul 30 06:47:39 PM PDT 24 12458187 ps
T756 /workspace/coverage/default/35.sram_ctrl_smoke.3767215078 Jul 30 06:49:08 PM PDT 24 Jul 30 06:49:17 PM PDT 24 1360316812 ps
T757 /workspace/coverage/default/34.sram_ctrl_partial_access_b2b.1306984767 Jul 30 06:49:03 PM PDT 24 Jul 30 06:53:01 PM PDT 24 4679563145 ps
T758 /workspace/coverage/default/1.sram_ctrl_executable.513821575 Jul 30 06:47:13 PM PDT 24 Jul 30 07:13:18 PM PDT 24 17389185806 ps
T759 /workspace/coverage/default/4.sram_ctrl_regwen.3176558157 Jul 30 06:47:05 PM PDT 24 Jul 30 07:01:22 PM PDT 24 14504218548 ps
T760 /workspace/coverage/default/35.sram_ctrl_executable.2854853081 Jul 30 06:49:13 PM PDT 24 Jul 30 06:54:16 PM PDT 24 2811801445 ps
T761 /workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.494107094 Jul 30 06:48:20 PM PDT 24 Jul 30 06:49:03 PM PDT 24 4534656470 ps
T762 /workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.558200225 Jul 30 06:47:03 PM PDT 24 Jul 30 06:48:27 PM PDT 24 5167380968 ps
T763 /workspace/coverage/default/31.sram_ctrl_ram_cfg.2839892146 Jul 30 06:48:44 PM PDT 24 Jul 30 06:48:48 PM PDT 24 359304886 ps
T764 /workspace/coverage/default/27.sram_ctrl_bijection.2009727965 Jul 30 06:48:13 PM PDT 24 Jul 30 07:22:44 PM PDT 24 62117370959 ps
T765 /workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.1258652664 Jul 30 06:47:56 PM PDT 24 Jul 30 06:48:29 PM PDT 24 1777686989 ps
T766 /workspace/coverage/default/39.sram_ctrl_multiple_keys.1200813394 Jul 30 06:49:43 PM PDT 24 Jul 30 07:06:28 PM PDT 24 7242512006 ps
T767 /workspace/coverage/default/26.sram_ctrl_bijection.2781947337 Jul 30 06:48:10 PM PDT 24 Jul 30 07:12:53 PM PDT 24 95298553860 ps
T768 /workspace/coverage/default/46.sram_ctrl_lc_escalation.2981113346 Jul 30 06:50:54 PM PDT 24 Jul 30 06:51:38 PM PDT 24 29596100432 ps
T769 /workspace/coverage/default/1.sram_ctrl_bijection.3904929897 Jul 30 06:47:03 PM PDT 24 Jul 30 07:25:06 PM PDT 24 404749525974 ps
T770 /workspace/coverage/default/24.sram_ctrl_executable.115957269 Jul 30 06:47:50 PM PDT 24 Jul 30 07:05:10 PM PDT 24 93138373688 ps
T771 /workspace/coverage/default/18.sram_ctrl_access_during_key_req.4233288772 Jul 30 06:47:53 PM PDT 24 Jul 30 07:11:38 PM PDT 24 16920104226 ps
T772 /workspace/coverage/default/36.sram_ctrl_executable.3737008553 Jul 30 06:49:24 PM PDT 24 Jul 30 06:58:50 PM PDT 24 24348928462 ps
T773 /workspace/coverage/default/24.sram_ctrl_ram_cfg.3801866174 Jul 30 06:47:58 PM PDT 24 Jul 30 06:48:01 PM PDT 24 363700433 ps
T774 /workspace/coverage/default/7.sram_ctrl_max_throughput.2210955012 Jul 30 06:47:03 PM PDT 24 Jul 30 06:48:00 PM PDT 24 769214422 ps
T775 /workspace/coverage/default/0.sram_ctrl_lc_escalation.2762899174 Jul 30 06:47:01 PM PDT 24 Jul 30 06:47:07 PM PDT 24 1159318344 ps
T776 /workspace/coverage/default/12.sram_ctrl_stress_all.185164756 Jul 30 06:47:37 PM PDT 24 Jul 30 07:56:21 PM PDT 24 189191820679 ps
T777 /workspace/coverage/default/22.sram_ctrl_partial_access_b2b.2655514637 Jul 30 06:47:42 PM PDT 24 Jul 30 06:52:48 PM PDT 24 5576489852 ps
T778 /workspace/coverage/default/39.sram_ctrl_ram_cfg.1920317484 Jul 30 06:49:49 PM PDT 24 Jul 30 06:49:53 PM PDT 24 1402451441 ps
T779 /workspace/coverage/default/33.sram_ctrl_bijection.1018788312 Jul 30 06:48:54 PM PDT 24 Jul 30 07:19:26 PM PDT 24 26598283013 ps
T780 /workspace/coverage/default/5.sram_ctrl_bijection.2207733886 Jul 30 06:47:03 PM PDT 24 Jul 30 07:06:59 PM PDT 24 385849518387 ps
T781 /workspace/coverage/default/12.sram_ctrl_bijection.2653632048 Jul 30 06:47:34 PM PDT 24 Jul 30 07:15:11 PM PDT 24 288225555168 ps
T782 /workspace/coverage/default/16.sram_ctrl_max_throughput.1941402755 Jul 30 06:47:57 PM PDT 24 Jul 30 06:48:47 PM PDT 24 748400224 ps
T783 /workspace/coverage/default/11.sram_ctrl_alert_test.2161909905 Jul 30 06:47:41 PM PDT 24 Jul 30 06:47:42 PM PDT 24 19243041 ps
T784 /workspace/coverage/default/41.sram_ctrl_lc_escalation.1004624800 Jul 30 06:50:14 PM PDT 24 Jul 30 06:50:57 PM PDT 24 7124806065 ps
T785 /workspace/coverage/default/45.sram_ctrl_max_throughput.3654268719 Jul 30 06:50:47 PM PDT 24 Jul 30 06:52:19 PM PDT 24 1542940576 ps
T786 /workspace/coverage/default/27.sram_ctrl_smoke.1775143088 Jul 30 06:48:13 PM PDT 24 Jul 30 06:49:47 PM PDT 24 2586141341 ps
T787 /workspace/coverage/default/35.sram_ctrl_lc_escalation.2623544008 Jul 30 06:49:13 PM PDT 24 Jul 30 06:50:08 PM PDT 24 8702401363 ps
T788 /workspace/coverage/default/40.sram_ctrl_max_throughput.2632721172 Jul 30 06:49:59 PM PDT 24 Jul 30 06:50:15 PM PDT 24 1283927856 ps
T789 /workspace/coverage/default/26.sram_ctrl_stress_pipeline.3493203630 Jul 30 06:48:09 PM PDT 24 Jul 30 06:50:32 PM PDT 24 16187266737 ps
T790 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.2384354953 Jul 30 06:50:36 PM PDT 24 Jul 30 06:55:02 PM PDT 24 5423105269 ps
T791 /workspace/coverage/default/36.sram_ctrl_multiple_keys.145433218 Jul 30 06:49:20 PM PDT 24 Jul 30 07:11:45 PM PDT 24 10533177510 ps
T792 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.373181133 Jul 30 06:48:05 PM PDT 24 Jul 30 06:48:41 PM PDT 24 3057270509 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%