Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.94 99.19 94.27 99.72 100.00 96.03 99.12 97.26


Total test records in report: 1037
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T548 /workspace/coverage/default/22.sram_ctrl_regwen.4293948775 Aug 10 05:31:21 PM PDT 24 Aug 10 05:38:30 PM PDT 24 1969526606 ps
T549 /workspace/coverage/default/48.sram_ctrl_executable.63735950 Aug 10 05:35:04 PM PDT 24 Aug 10 05:42:02 PM PDT 24 89313894883 ps
T550 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.3746407916 Aug 10 05:33:01 PM PDT 24 Aug 10 05:33:10 PM PDT 24 2825435054 ps
T551 /workspace/coverage/default/37.sram_ctrl_alert_test.3811677092 Aug 10 05:33:09 PM PDT 24 Aug 10 05:33:09 PM PDT 24 98526564 ps
T552 /workspace/coverage/default/29.sram_ctrl_regwen.2976032323 Aug 10 05:32:07 PM PDT 24 Aug 10 05:46:04 PM PDT 24 4153802066 ps
T553 /workspace/coverage/default/47.sram_ctrl_regwen.3670564565 Aug 10 05:34:48 PM PDT 24 Aug 10 05:40:11 PM PDT 24 7397067322 ps
T554 /workspace/coverage/default/15.sram_ctrl_executable.3341567209 Aug 10 05:30:47 PM PDT 24 Aug 10 05:53:42 PM PDT 24 17375115383 ps
T555 /workspace/coverage/default/1.sram_ctrl_stress_all.1579281465 Aug 10 05:30:15 PM PDT 24 Aug 10 06:46:06 PM PDT 24 955578823321 ps
T556 /workspace/coverage/default/3.sram_ctrl_ram_cfg.1942905669 Aug 10 05:30:19 PM PDT 24 Aug 10 05:30:23 PM PDT 24 1352664302 ps
T557 /workspace/coverage/default/18.sram_ctrl_multiple_keys.1994606380 Aug 10 05:30:58 PM PDT 24 Aug 10 05:45:03 PM PDT 24 58933843160 ps
T558 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.729239679 Aug 10 05:34:30 PM PDT 24 Aug 10 05:35:18 PM PDT 24 736260273 ps
T559 /workspace/coverage/default/48.sram_ctrl_alert_test.4223845124 Aug 10 05:35:08 PM PDT 24 Aug 10 05:35:08 PM PDT 24 32744932 ps
T560 /workspace/coverage/default/3.sram_ctrl_partial_access.465161914 Aug 10 05:30:20 PM PDT 24 Aug 10 05:30:42 PM PDT 24 1475865809 ps
T561 /workspace/coverage/default/49.sram_ctrl_bijection.646181690 Aug 10 05:35:09 PM PDT 24 Aug 10 05:59:45 PM PDT 24 86359999768 ps
T562 /workspace/coverage/default/10.sram_ctrl_executable.3292369611 Aug 10 05:30:37 PM PDT 24 Aug 10 05:53:46 PM PDT 24 54852960941 ps
T563 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.2640432767 Aug 10 05:30:46 PM PDT 24 Aug 10 05:31:49 PM PDT 24 25476589650 ps
T564 /workspace/coverage/default/25.sram_ctrl_max_throughput.3586978763 Aug 10 05:31:35 PM PDT 24 Aug 10 05:32:17 PM PDT 24 736392303 ps
T565 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.1997827307 Aug 10 05:30:26 PM PDT 24 Aug 10 05:33:00 PM PDT 24 61553803841 ps
T566 /workspace/coverage/default/49.sram_ctrl_partial_access_b2b.2549759893 Aug 10 05:35:08 PM PDT 24 Aug 10 05:38:49 PM PDT 24 19943306002 ps
T567 /workspace/coverage/default/28.sram_ctrl_stress_all.1821592966 Aug 10 05:32:08 PM PDT 24 Aug 10 06:15:05 PM PDT 24 251632177963 ps
T568 /workspace/coverage/default/39.sram_ctrl_ram_cfg.4112839230 Aug 10 05:33:25 PM PDT 24 Aug 10 05:33:29 PM PDT 24 1877934621 ps
T569 /workspace/coverage/default/15.sram_ctrl_ram_cfg.1218573410 Aug 10 05:30:47 PM PDT 24 Aug 10 05:30:51 PM PDT 24 1341894982 ps
T570 /workspace/coverage/default/5.sram_ctrl_alert_test.1800745362 Aug 10 05:30:23 PM PDT 24 Aug 10 05:30:23 PM PDT 24 18153168 ps
T571 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.934393146 Aug 10 05:34:20 PM PDT 24 Aug 10 05:40:55 PM PDT 24 16722340564 ps
T572 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.3056874516 Aug 10 05:32:54 PM PDT 24 Aug 10 05:34:02 PM PDT 24 1003337643 ps
T573 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.4248071302 Aug 10 05:31:10 PM PDT 24 Aug 10 05:34:29 PM PDT 24 34601242345 ps
T574 /workspace/coverage/default/46.sram_ctrl_partial_access_b2b.854217542 Aug 10 05:34:29 PM PDT 24 Aug 10 05:45:43 PM PDT 24 73874795701 ps
T575 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.509768033 Aug 10 05:34:31 PM PDT 24 Aug 10 05:39:30 PM PDT 24 18296309552 ps
T576 /workspace/coverage/default/1.sram_ctrl_alert_test.1602177820 Aug 10 05:30:12 PM PDT 24 Aug 10 05:30:13 PM PDT 24 114564968 ps
T577 /workspace/coverage/default/7.sram_ctrl_smoke.3100168544 Aug 10 05:30:25 PM PDT 24 Aug 10 05:30:42 PM PDT 24 1246430960 ps
T578 /workspace/coverage/default/13.sram_ctrl_bijection.589291856 Aug 10 05:30:49 PM PDT 24 Aug 10 05:54:22 PM PDT 24 345850267119 ps
T579 /workspace/coverage/default/47.sram_ctrl_alert_test.2144928926 Aug 10 05:34:46 PM PDT 24 Aug 10 05:34:47 PM PDT 24 42692626 ps
T114 /workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.678657219 Aug 10 05:32:40 PM PDT 24 Aug 10 05:35:29 PM PDT 24 5970129559 ps
T580 /workspace/coverage/default/10.sram_ctrl_ram_cfg.55187915 Aug 10 05:30:45 PM PDT 24 Aug 10 05:30:50 PM PDT 24 5576393831 ps
T581 /workspace/coverage/default/46.sram_ctrl_access_during_key_req.3372279 Aug 10 05:34:39 PM PDT 24 Aug 10 05:47:56 PM PDT 24 38450300442 ps
T582 /workspace/coverage/default/46.sram_ctrl_regwen.2594791302 Aug 10 05:34:37 PM PDT 24 Aug 10 05:38:08 PM PDT 24 5354471710 ps
T583 /workspace/coverage/default/3.sram_ctrl_regwen.3619073259 Aug 10 05:30:21 PM PDT 24 Aug 10 05:50:28 PM PDT 24 24955476882 ps
T115 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.888203327 Aug 10 05:32:34 PM PDT 24 Aug 10 05:33:25 PM PDT 24 4214571656 ps
T584 /workspace/coverage/default/28.sram_ctrl_multiple_keys.2410968816 Aug 10 05:32:08 PM PDT 24 Aug 10 05:55:56 PM PDT 24 11625830219 ps
T585 /workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.1859405394 Aug 10 05:30:51 PM PDT 24 Aug 10 05:31:14 PM PDT 24 2960705426 ps
T586 /workspace/coverage/default/14.sram_ctrl_mem_walk.1971891607 Aug 10 05:30:52 PM PDT 24 Aug 10 05:36:14 PM PDT 24 21871682078 ps
T587 /workspace/coverage/default/25.sram_ctrl_mem_walk.4027463262 Aug 10 05:31:43 PM PDT 24 Aug 10 05:37:44 PM PDT 24 18717815975 ps
T588 /workspace/coverage/default/32.sram_ctrl_smoke.1986908454 Aug 10 05:32:22 PM PDT 24 Aug 10 05:32:31 PM PDT 24 717180072 ps
T589 /workspace/coverage/default/12.sram_ctrl_regwen.1632575910 Aug 10 05:30:46 PM PDT 24 Aug 10 05:58:26 PM PDT 24 104855854639 ps
T590 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.738260649 Aug 10 05:31:03 PM PDT 24 Aug 10 05:32:40 PM PDT 24 16877007897 ps
T591 /workspace/coverage/default/23.sram_ctrl_alert_test.4149559516 Aug 10 05:31:35 PM PDT 24 Aug 10 05:31:35 PM PDT 24 11998073 ps
T116 /workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.1189801648 Aug 10 05:30:13 PM PDT 24 Aug 10 05:30:55 PM PDT 24 9809849722 ps
T592 /workspace/coverage/default/36.sram_ctrl_stress_pipeline.4128374189 Aug 10 05:33:02 PM PDT 24 Aug 10 05:39:22 PM PDT 24 53915347810 ps
T593 /workspace/coverage/default/30.sram_ctrl_multiple_keys.3564085647 Aug 10 05:32:14 PM PDT 24 Aug 10 05:55:05 PM PDT 24 20975600386 ps
T594 /workspace/coverage/default/26.sram_ctrl_alert_test.1097316827 Aug 10 05:31:52 PM PDT 24 Aug 10 05:31:53 PM PDT 24 42535609 ps
T595 /workspace/coverage/default/9.sram_ctrl_stress_all.2561168188 Aug 10 05:30:36 PM PDT 24 Aug 10 06:22:15 PM PDT 24 510383650649 ps
T596 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.3742896643 Aug 10 05:30:19 PM PDT 24 Aug 10 05:35:11 PM PDT 24 8229115487 ps
T597 /workspace/coverage/default/10.sram_ctrl_smoke.1514794207 Aug 10 05:30:39 PM PDT 24 Aug 10 05:30:46 PM PDT 24 715306593 ps
T598 /workspace/coverage/default/38.sram_ctrl_smoke.3288612794 Aug 10 05:33:09 PM PDT 24 Aug 10 05:33:18 PM PDT 24 2269619758 ps
T599 /workspace/coverage/default/1.sram_ctrl_multiple_keys.331541604 Aug 10 05:30:12 PM PDT 24 Aug 10 05:45:21 PM PDT 24 22373764436 ps
T600 /workspace/coverage/default/30.sram_ctrl_regwen.2380706359 Aug 10 05:32:16 PM PDT 24 Aug 10 05:36:59 PM PDT 24 16819030847 ps
T601 /workspace/coverage/default/15.sram_ctrl_lc_escalation.93262794 Aug 10 05:30:45 PM PDT 24 Aug 10 05:32:36 PM PDT 24 57645412247 ps
T602 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.3694570056 Aug 10 05:34:22 PM PDT 24 Aug 10 05:34:52 PM PDT 24 3125392328 ps
T603 /workspace/coverage/default/37.sram_ctrl_smoke.2413667154 Aug 10 05:33:08 PM PDT 24 Aug 10 05:33:24 PM PDT 24 3177783841 ps
T604 /workspace/coverage/default/49.sram_ctrl_lc_escalation.3958956736 Aug 10 05:35:09 PM PDT 24 Aug 10 05:35:34 PM PDT 24 12541109656 ps
T605 /workspace/coverage/default/31.sram_ctrl_mem_walk.370593045 Aug 10 05:32:23 PM PDT 24 Aug 10 05:35:08 PM PDT 24 13825543146 ps
T606 /workspace/coverage/default/30.sram_ctrl_partial_access_b2b.3186694911 Aug 10 05:32:19 PM PDT 24 Aug 10 05:38:00 PM PDT 24 23673078878 ps
T607 /workspace/coverage/default/40.sram_ctrl_regwen.332539325 Aug 10 05:33:34 PM PDT 24 Aug 10 05:47:43 PM PDT 24 50870706330 ps
T608 /workspace/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.2974402750 Aug 10 05:31:34 PM PDT 24 Aug 10 05:31:55 PM PDT 24 2546442740 ps
T609 /workspace/coverage/default/29.sram_ctrl_lc_escalation.3853253929 Aug 10 05:32:07 PM PDT 24 Aug 10 05:33:15 PM PDT 24 10841954744 ps
T610 /workspace/coverage/default/8.sram_ctrl_stress_pipeline.959819199 Aug 10 05:30:30 PM PDT 24 Aug 10 05:34:25 PM PDT 24 6476013401 ps
T611 /workspace/coverage/default/39.sram_ctrl_smoke.425478456 Aug 10 05:33:32 PM PDT 24 Aug 10 05:34:52 PM PDT 24 825890680 ps
T612 /workspace/coverage/default/36.sram_ctrl_regwen.1758546989 Aug 10 05:33:02 PM PDT 24 Aug 10 05:50:17 PM PDT 24 2558674992 ps
T613 /workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.1858378863 Aug 10 05:30:26 PM PDT 24 Aug 10 05:30:38 PM PDT 24 302224938 ps
T614 /workspace/coverage/default/17.sram_ctrl_multiple_keys.3630657642 Aug 10 05:30:54 PM PDT 24 Aug 10 05:51:02 PM PDT 24 71209737458 ps
T615 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.899081352 Aug 10 05:31:13 PM PDT 24 Aug 10 05:40:30 PM PDT 24 25792586756 ps
T616 /workspace/coverage/default/24.sram_ctrl_regwen.2158834442 Aug 10 05:31:36 PM PDT 24 Aug 10 05:39:39 PM PDT 24 25896987575 ps
T617 /workspace/coverage/default/30.sram_ctrl_lc_escalation.387942187 Aug 10 05:32:16 PM PDT 24 Aug 10 05:33:11 PM PDT 24 9395781459 ps
T618 /workspace/coverage/default/44.sram_ctrl_executable.1681867281 Aug 10 05:34:19 PM PDT 24 Aug 10 05:54:43 PM PDT 24 16850400834 ps
T619 /workspace/coverage/default/20.sram_ctrl_stress_all.486275255 Aug 10 05:31:11 PM PDT 24 Aug 10 07:04:53 PM PDT 24 83552203128 ps
T620 /workspace/coverage/default/30.sram_ctrl_alert_test.3714081772 Aug 10 05:32:19 PM PDT 24 Aug 10 05:32:20 PM PDT 24 38387712 ps
T621 /workspace/coverage/default/25.sram_ctrl_lc_escalation.2978755693 Aug 10 05:31:36 PM PDT 24 Aug 10 05:32:28 PM PDT 24 16810927054 ps
T622 /workspace/coverage/default/27.sram_ctrl_alert_test.703941736 Aug 10 05:31:59 PM PDT 24 Aug 10 05:32:00 PM PDT 24 22054252 ps
T623 /workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.728522645 Aug 10 05:30:14 PM PDT 24 Aug 10 05:30:22 PM PDT 24 1112413033 ps
T624 /workspace/coverage/default/33.sram_ctrl_bijection.1197009999 Aug 10 05:32:33 PM PDT 24 Aug 10 05:40:50 PM PDT 24 15316684349 ps
T625 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.3391619473 Aug 10 05:30:51 PM PDT 24 Aug 10 05:33:41 PM PDT 24 5188228592 ps
T626 /workspace/coverage/default/5.sram_ctrl_ram_cfg.2410183461 Aug 10 05:30:22 PM PDT 24 Aug 10 05:30:31 PM PDT 24 2253495251 ps
T627 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.1044416496 Aug 10 05:33:32 PM PDT 24 Aug 10 05:37:04 PM PDT 24 4063637036 ps
T628 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.594183068 Aug 10 05:30:58 PM PDT 24 Aug 10 05:34:59 PM PDT 24 14770766888 ps
T629 /workspace/coverage/default/47.sram_ctrl_smoke.1976577075 Aug 10 05:34:38 PM PDT 24 Aug 10 05:36:33 PM PDT 24 1025615828 ps
T630 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.2035945372 Aug 10 05:30:30 PM PDT 24 Aug 10 05:30:41 PM PDT 24 2735059314 ps
T631 /workspace/coverage/default/22.sram_ctrl_bijection.482310260 Aug 10 05:31:18 PM PDT 24 Aug 10 06:02:01 PM PDT 24 180372115201 ps
T632 /workspace/coverage/default/26.sram_ctrl_mem_walk.2479913552 Aug 10 05:31:53 PM PDT 24 Aug 10 05:34:33 PM PDT 24 11950180835 ps
T633 /workspace/coverage/default/24.sram_ctrl_mem_walk.1373545284 Aug 10 05:31:37 PM PDT 24 Aug 10 05:34:10 PM PDT 24 2662100423 ps
T634 /workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.2974576638 Aug 10 05:30:50 PM PDT 24 Aug 10 05:31:01 PM PDT 24 690598718 ps
T635 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.986000856 Aug 10 05:34:45 PM PDT 24 Aug 10 05:35:24 PM PDT 24 5691233895 ps
T636 /workspace/coverage/default/0.sram_ctrl_max_throughput.3085778669 Aug 10 05:30:14 PM PDT 24 Aug 10 05:32:45 PM PDT 24 1806382086 ps
T637 /workspace/coverage/default/43.sram_ctrl_smoke.2535965979 Aug 10 05:34:00 PM PDT 24 Aug 10 05:36:18 PM PDT 24 4948455293 ps
T638 /workspace/coverage/default/42.sram_ctrl_executable.728057136 Aug 10 05:34:00 PM PDT 24 Aug 10 05:47:54 PM PDT 24 17092185579 ps
T639 /workspace/coverage/default/43.sram_ctrl_stress_pipeline.2025414685 Aug 10 05:33:59 PM PDT 24 Aug 10 05:38:10 PM PDT 24 3764093324 ps
T640 /workspace/coverage/default/6.sram_ctrl_bijection.2684103678 Aug 10 05:30:21 PM PDT 24 Aug 10 06:04:25 PM PDT 24 224375627047 ps
T641 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.33695876 Aug 10 05:31:42 PM PDT 24 Aug 10 05:34:01 PM PDT 24 2949088697 ps
T642 /workspace/coverage/default/44.sram_ctrl_partial_access.3374486761 Aug 10 05:34:18 PM PDT 24 Aug 10 05:34:29 PM PDT 24 1112166227 ps
T643 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.2489386116 Aug 10 05:32:16 PM PDT 24 Aug 10 05:37:51 PM PDT 24 9614180246 ps
T644 /workspace/coverage/default/44.sram_ctrl_stress_all.1029551947 Aug 10 05:34:20 PM PDT 24 Aug 10 06:06:21 PM PDT 24 91325106946 ps
T645 /workspace/coverage/default/16.sram_ctrl_stress_all.4080060545 Aug 10 05:30:52 PM PDT 24 Aug 10 06:18:23 PM PDT 24 418479102760 ps
T646 /workspace/coverage/default/33.sram_ctrl_stress_pipeline.1865883820 Aug 10 05:32:31 PM PDT 24 Aug 10 05:36:21 PM PDT 24 7140846148 ps
T647 /workspace/coverage/default/47.sram_ctrl_mem_walk.965235108 Aug 10 05:34:45 PM PDT 24 Aug 10 05:37:23 PM PDT 24 10513130730 ps
T648 /workspace/coverage/default/45.sram_ctrl_bijection.3361375472 Aug 10 05:34:19 PM PDT 24 Aug 10 06:23:26 PM PDT 24 689004063775 ps
T649 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.38445201 Aug 10 05:34:31 PM PDT 24 Aug 10 05:42:22 PM PDT 24 69746668382 ps
T650 /workspace/coverage/default/33.sram_ctrl_lc_escalation.1715999155 Aug 10 05:32:31 PM PDT 24 Aug 10 05:32:44 PM PDT 24 1777447813 ps
T651 /workspace/coverage/default/27.sram_ctrl_multiple_keys.1302582526 Aug 10 05:31:50 PM PDT 24 Aug 10 05:37:58 PM PDT 24 23304719692 ps
T652 /workspace/coverage/default/11.sram_ctrl_partial_access_b2b.1910386385 Aug 10 05:30:42 PM PDT 24 Aug 10 05:38:33 PM PDT 24 93504494489 ps
T653 /workspace/coverage/default/37.sram_ctrl_stress_all.3269477549 Aug 10 05:33:08 PM PDT 24 Aug 10 07:33:04 PM PDT 24 88058353910 ps
T654 /workspace/coverage/default/6.sram_ctrl_partial_access.1236947799 Aug 10 05:30:19 PM PDT 24 Aug 10 05:31:04 PM PDT 24 6462900652 ps
T655 /workspace/coverage/default/47.sram_ctrl_bijection.4206838421 Aug 10 05:34:37 PM PDT 24 Aug 10 06:01:41 PM PDT 24 46171407675 ps
T656 /workspace/coverage/default/36.sram_ctrl_partial_access_b2b.2838134335 Aug 10 05:33:00 PM PDT 24 Aug 10 05:37:14 PM PDT 24 7913500058 ps
T657 /workspace/coverage/default/45.sram_ctrl_mem_partial_access.2562782357 Aug 10 05:34:31 PM PDT 24 Aug 10 05:37:11 PM PDT 24 5124162800 ps
T658 /workspace/coverage/default/31.sram_ctrl_alert_test.1060279666 Aug 10 05:32:24 PM PDT 24 Aug 10 05:32:25 PM PDT 24 15123758 ps
T659 /workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.1608454616 Aug 10 05:33:32 PM PDT 24 Aug 10 05:34:24 PM PDT 24 7232239701 ps
T660 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.1557564677 Aug 10 05:33:30 PM PDT 24 Aug 10 05:35:33 PM PDT 24 3634308778 ps
T661 /workspace/coverage/default/35.sram_ctrl_bijection.2426369484 Aug 10 05:32:42 PM PDT 24 Aug 10 06:10:05 PM PDT 24 101417090343 ps
T662 /workspace/coverage/default/9.sram_ctrl_ram_cfg.1154784897 Aug 10 05:30:32 PM PDT 24 Aug 10 05:30:35 PM PDT 24 357955912 ps
T663 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.2669876134 Aug 10 05:31:18 PM PDT 24 Aug 10 05:33:19 PM PDT 24 10939664781 ps
T664 /workspace/coverage/default/25.sram_ctrl_partial_access.2041282951 Aug 10 05:31:37 PM PDT 24 Aug 10 05:32:31 PM PDT 24 1949214328 ps
T665 /workspace/coverage/default/2.sram_ctrl_partial_access.114550016 Aug 10 05:30:12 PM PDT 24 Aug 10 05:31:49 PM PDT 24 3644498712 ps
T666 /workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.799772058 Aug 10 05:30:40 PM PDT 24 Aug 10 05:32:13 PM PDT 24 796323924 ps
T667 /workspace/coverage/default/42.sram_ctrl_access_during_key_req.4175346799 Aug 10 05:33:59 PM PDT 24 Aug 10 05:42:08 PM PDT 24 42063467278 ps
T668 /workspace/coverage/default/32.sram_ctrl_ram_cfg.2921878961 Aug 10 05:32:35 PM PDT 24 Aug 10 05:32:38 PM PDT 24 361335825 ps
T669 /workspace/coverage/default/8.sram_ctrl_stress_all.2468374572 Aug 10 05:30:28 PM PDT 24 Aug 10 06:20:29 PM PDT 24 118967017753 ps
T670 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.3105047883 Aug 10 05:33:09 PM PDT 24 Aug 10 05:34:24 PM PDT 24 1414263733 ps
T671 /workspace/coverage/default/16.sram_ctrl_ram_cfg.3931729965 Aug 10 05:30:55 PM PDT 24 Aug 10 05:30:58 PM PDT 24 700620220 ps
T672 /workspace/coverage/default/29.sram_ctrl_bijection.1423819554 Aug 10 05:32:09 PM PDT 24 Aug 10 06:01:11 PM PDT 24 374335151018 ps
T673 /workspace/coverage/default/4.sram_ctrl_mem_walk.2966203588 Aug 10 05:30:24 PM PDT 24 Aug 10 05:34:43 PM PDT 24 16415646749 ps
T94 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.3301334094 Aug 10 05:31:27 PM PDT 24 Aug 10 05:34:03 PM PDT 24 18939236763 ps
T674 /workspace/coverage/default/13.sram_ctrl_regwen.1546046683 Aug 10 05:30:45 PM PDT 24 Aug 10 05:37:35 PM PDT 24 3336694616 ps
T675 /workspace/coverage/default/22.sram_ctrl_mem_walk.2925382609 Aug 10 05:31:26 PM PDT 24 Aug 10 05:34:33 PM PDT 24 10680692161 ps
T676 /workspace/coverage/default/23.sram_ctrl_executable.3849663578 Aug 10 05:31:27 PM PDT 24 Aug 10 05:55:52 PM PDT 24 19806581598 ps
T677 /workspace/coverage/default/14.sram_ctrl_executable.1650260096 Aug 10 05:30:43 PM PDT 24 Aug 10 05:46:29 PM PDT 24 29065723961 ps
T678 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.2875698016 Aug 10 05:34:59 PM PDT 24 Aug 10 05:36:03 PM PDT 24 1736675618 ps
T679 /workspace/coverage/default/1.sram_ctrl_ram_cfg.2033132780 Aug 10 05:30:13 PM PDT 24 Aug 10 05:30:17 PM PDT 24 419858639 ps
T680 /workspace/coverage/default/36.sram_ctrl_bijection.4122832932 Aug 10 05:33:01 PM PDT 24 Aug 10 05:51:12 PM PDT 24 15377286295 ps
T681 /workspace/coverage/default/35.sram_ctrl_lc_escalation.3104759567 Aug 10 05:32:53 PM PDT 24 Aug 10 05:33:57 PM PDT 24 18628451870 ps
T682 /workspace/coverage/default/34.sram_ctrl_lc_escalation.483999031 Aug 10 05:32:40 PM PDT 24 Aug 10 05:33:08 PM PDT 24 8351732480 ps
T683 /workspace/coverage/default/0.sram_ctrl_bijection.3320513624 Aug 10 05:30:11 PM PDT 24 Aug 10 06:08:51 PM PDT 24 119733164488 ps
T684 /workspace/coverage/default/32.sram_ctrl_executable.3836683920 Aug 10 05:32:32 PM PDT 24 Aug 10 05:41:01 PM PDT 24 101519649682 ps
T685 /workspace/coverage/default/43.sram_ctrl_max_throughput.346136147 Aug 10 05:34:10 PM PDT 24 Aug 10 05:34:41 PM PDT 24 771051466 ps
T686 /workspace/coverage/default/44.sram_ctrl_mem_walk.3173443122 Aug 10 05:34:20 PM PDT 24 Aug 10 05:37:26 PM PDT 24 10788006847 ps
T687 /workspace/coverage/default/18.sram_ctrl_executable.2668422349 Aug 10 05:30:56 PM PDT 24 Aug 10 05:37:04 PM PDT 24 3955427816 ps
T688 /workspace/coverage/default/5.sram_ctrl_multiple_keys.1733231642 Aug 10 05:30:19 PM PDT 24 Aug 10 05:35:32 PM PDT 24 5168665050 ps
T689 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.2463113211 Aug 10 05:30:32 PM PDT 24 Aug 10 05:35:48 PM PDT 24 5266591079 ps
T690 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.672525307 Aug 10 05:34:45 PM PDT 24 Aug 10 05:35:30 PM PDT 24 1455796692 ps
T691 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.4171207472 Aug 10 05:30:57 PM PDT 24 Aug 10 05:31:26 PM PDT 24 2763180960 ps
T692 /workspace/coverage/default/42.sram_ctrl_partial_access.1898090915 Aug 10 05:33:52 PM PDT 24 Aug 10 05:35:48 PM PDT 24 3652640807 ps
T693 /workspace/coverage/default/21.sram_ctrl_multiple_keys.1122006030 Aug 10 05:31:08 PM PDT 24 Aug 10 05:52:16 PM PDT 24 66454950653 ps
T694 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.4251760918 Aug 10 05:30:54 PM PDT 24 Aug 10 05:31:18 PM PDT 24 657272601 ps
T695 /workspace/coverage/default/43.sram_ctrl_multiple_keys.3088667176 Aug 10 05:34:06 PM PDT 24 Aug 10 06:00:02 PM PDT 24 101451456329 ps
T696 /workspace/coverage/default/46.sram_ctrl_mem_walk.860334714 Aug 10 05:34:37 PM PDT 24 Aug 10 05:40:25 PM PDT 24 137970188013 ps
T697 /workspace/coverage/default/24.sram_ctrl_smoke.2533761237 Aug 10 05:31:36 PM PDT 24 Aug 10 05:32:20 PM PDT 24 3009412956 ps
T698 /workspace/coverage/default/15.sram_ctrl_mem_walk.2898214126 Aug 10 05:30:53 PM PDT 24 Aug 10 05:33:28 PM PDT 24 40708790191 ps
T699 /workspace/coverage/default/7.sram_ctrl_alert_test.3224694692 Aug 10 05:30:28 PM PDT 24 Aug 10 05:30:29 PM PDT 24 46088356 ps
T700 /workspace/coverage/default/10.sram_ctrl_access_during_key_req.599525193 Aug 10 05:30:36 PM PDT 24 Aug 10 05:34:32 PM PDT 24 4087015635 ps
T701 /workspace/coverage/default/4.sram_ctrl_access_during_key_req.1089813944 Aug 10 05:30:20 PM PDT 24 Aug 10 05:34:56 PM PDT 24 34950642792 ps
T702 /workspace/coverage/default/5.sram_ctrl_max_throughput.2480029655 Aug 10 05:30:19 PM PDT 24 Aug 10 05:30:54 PM PDT 24 1502737820 ps
T703 /workspace/coverage/default/18.sram_ctrl_lc_escalation.3958510332 Aug 10 05:30:55 PM PDT 24 Aug 10 05:33:06 PM PDT 24 66111071818 ps
T704 /workspace/coverage/default/25.sram_ctrl_multiple_keys.4049750062 Aug 10 05:31:35 PM PDT 24 Aug 10 05:36:17 PM PDT 24 9009194629 ps
T705 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.2759632837 Aug 10 05:33:50 PM PDT 24 Aug 10 05:41:23 PM PDT 24 13148402706 ps
T706 /workspace/coverage/default/18.sram_ctrl_partial_access.325009587 Aug 10 05:30:57 PM PDT 24 Aug 10 05:31:21 PM PDT 24 5667604347 ps
T707 /workspace/coverage/default/27.sram_ctrl_executable.1929246755 Aug 10 05:31:52 PM PDT 24 Aug 10 05:38:12 PM PDT 24 27329608950 ps
T708 /workspace/coverage/default/36.sram_ctrl_alert_test.1469167458 Aug 10 05:33:09 PM PDT 24 Aug 10 05:33:09 PM PDT 24 17875684 ps
T709 /workspace/coverage/default/35.sram_ctrl_ram_cfg.228309603 Aug 10 05:32:52 PM PDT 24 Aug 10 05:32:56 PM PDT 24 365806026 ps
T710 /workspace/coverage/default/41.sram_ctrl_lc_escalation.205239345 Aug 10 05:33:49 PM PDT 24 Aug 10 05:34:45 PM PDT 24 33071221511 ps
T711 /workspace/coverage/default/27.sram_ctrl_lc_escalation.79866122 Aug 10 05:31:54 PM PDT 24 Aug 10 05:32:45 PM PDT 24 38861482771 ps
T712 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.370622502 Aug 10 05:32:41 PM PDT 24 Aug 10 05:33:03 PM PDT 24 1000279470 ps
T713 /workspace/coverage/default/7.sram_ctrl_max_throughput.3637545235 Aug 10 05:30:25 PM PDT 24 Aug 10 05:31:22 PM PDT 24 6551492028 ps
T714 /workspace/coverage/default/24.sram_ctrl_partial_access_b2b.2824803210 Aug 10 05:31:36 PM PDT 24 Aug 10 05:37:38 PM PDT 24 55757623196 ps
T715 /workspace/coverage/default/3.sram_ctrl_alert_test.3784612244 Aug 10 05:30:19 PM PDT 24 Aug 10 05:30:20 PM PDT 24 35295914 ps
T716 /workspace/coverage/default/32.sram_ctrl_bijection.2898955132 Aug 10 05:32:23 PM PDT 24 Aug 10 06:01:22 PM PDT 24 386564587015 ps
T717 /workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.487946013 Aug 10 05:32:15 PM PDT 24 Aug 10 05:34:11 PM PDT 24 4356517801 ps
T718 /workspace/coverage/default/40.sram_ctrl_mem_walk.3827551737 Aug 10 05:33:36 PM PDT 24 Aug 10 05:38:41 PM PDT 24 29158503500 ps
T719 /workspace/coverage/default/21.sram_ctrl_max_throughput.3759832434 Aug 10 05:31:19 PM PDT 24 Aug 10 05:33:06 PM PDT 24 2985115793 ps
T720 /workspace/coverage/default/15.sram_ctrl_bijection.2591095466 Aug 10 05:30:48 PM PDT 24 Aug 10 05:45:01 PM PDT 24 60680524720 ps
T721 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.2251718406 Aug 10 05:34:57 PM PDT 24 Aug 10 05:36:00 PM PDT 24 3996966498 ps
T722 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.2639880552 Aug 10 05:35:08 PM PDT 24 Aug 10 05:36:21 PM PDT 24 829816033 ps
T723 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.3806420653 Aug 10 05:30:37 PM PDT 24 Aug 10 05:31:00 PM PDT 24 2679642851 ps
T724 /workspace/coverage/default/45.sram_ctrl_regwen.235011392 Aug 10 05:34:31 PM PDT 24 Aug 10 05:39:32 PM PDT 24 3968343337 ps
T725 /workspace/coverage/default/23.sram_ctrl_partial_access.996872232 Aug 10 05:31:29 PM PDT 24 Aug 10 05:31:41 PM PDT 24 522708412 ps
T726 /workspace/coverage/default/24.sram_ctrl_mem_partial_access.2828280337 Aug 10 05:31:36 PM PDT 24 Aug 10 05:32:52 PM PDT 24 10712037740 ps
T727 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.1148147047 Aug 10 05:30:49 PM PDT 24 Aug 10 05:37:00 PM PDT 24 13732590102 ps
T728 /workspace/coverage/default/41.sram_ctrl_regwen.38703242 Aug 10 05:33:55 PM PDT 24 Aug 10 05:45:39 PM PDT 24 10542537665 ps
T729 /workspace/coverage/default/30.sram_ctrl_stress_all.2366243524 Aug 10 05:32:16 PM PDT 24 Aug 10 07:32:47 PM PDT 24 208445790350 ps
T44 /workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.3056999438 Aug 10 05:34:00 PM PDT 24 Aug 10 05:35:36 PM PDT 24 4080456622 ps
T730 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.3840940017 Aug 10 05:33:43 PM PDT 24 Aug 10 05:39:11 PM PDT 24 30631214826 ps
T731 /workspace/coverage/default/28.sram_ctrl_executable.1733190004 Aug 10 05:32:08 PM PDT 24 Aug 10 05:42:17 PM PDT 24 53160839310 ps
T732 /workspace/coverage/default/46.sram_ctrl_max_throughput.3432282936 Aug 10 05:34:39 PM PDT 24 Aug 10 05:34:48 PM PDT 24 702563130 ps
T45 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.911171851 Aug 10 05:30:13 PM PDT 24 Aug 10 05:30:59 PM PDT 24 6260001562 ps
T733 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.998494661 Aug 10 05:30:45 PM PDT 24 Aug 10 05:31:12 PM PDT 24 1479747978 ps
T734 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.1986986104 Aug 10 05:31:11 PM PDT 24 Aug 10 05:35:32 PM PDT 24 45085417211 ps
T735 /workspace/coverage/default/14.sram_ctrl_access_during_key_req.2969714725 Aug 10 05:30:49 PM PDT 24 Aug 10 05:47:40 PM PDT 24 65353318730 ps
T736 /workspace/coverage/default/19.sram_ctrl_ram_cfg.4094030043 Aug 10 05:31:03 PM PDT 24 Aug 10 05:31:06 PM PDT 24 682447610 ps
T737 /workspace/coverage/default/28.sram_ctrl_bijection.4048326505 Aug 10 05:32:08 PM PDT 24 Aug 10 06:03:50 PM PDT 24 53135007977 ps
T738 /workspace/coverage/default/11.sram_ctrl_ram_cfg.2277312577 Aug 10 05:30:36 PM PDT 24 Aug 10 05:30:40 PM PDT 24 4797780648 ps
T739 /workspace/coverage/default/47.sram_ctrl_multiple_keys.502803618 Aug 10 05:34:37 PM PDT 24 Aug 10 05:55:11 PM PDT 24 95240340010 ps
T740 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.393636740 Aug 10 05:31:28 PM PDT 24 Aug 10 05:32:55 PM PDT 24 2184725694 ps
T741 /workspace/coverage/default/8.sram_ctrl_max_throughput.3183771022 Aug 10 05:30:30 PM PDT 24 Aug 10 05:30:42 PM PDT 24 711363185 ps
T742 /workspace/coverage/default/31.sram_ctrl_multiple_keys.1264150655 Aug 10 05:32:24 PM PDT 24 Aug 10 05:48:40 PM PDT 24 103499874712 ps
T743 /workspace/coverage/default/30.sram_ctrl_mem_walk.2239880468 Aug 10 05:32:15 PM PDT 24 Aug 10 05:34:56 PM PDT 24 26290357808 ps
T744 /workspace/coverage/default/11.sram_ctrl_regwen.1462666334 Aug 10 05:30:34 PM PDT 24 Aug 10 05:39:31 PM PDT 24 9644364298 ps
T745 /workspace/coverage/default/18.sram_ctrl_mem_walk.2642282358 Aug 10 05:31:02 PM PDT 24 Aug 10 05:37:22 PM PDT 24 41362218097 ps
T746 /workspace/coverage/default/43.sram_ctrl_partial_access.2106673500 Aug 10 05:34:00 PM PDT 24 Aug 10 05:34:06 PM PDT 24 395425619 ps
T747 /workspace/coverage/default/6.sram_ctrl_multiple_keys.3101085464 Aug 10 05:30:24 PM PDT 24 Aug 10 05:43:31 PM PDT 24 9927720685 ps
T748 /workspace/coverage/default/39.sram_ctrl_partial_access_b2b.1364524710 Aug 10 05:33:32 PM PDT 24 Aug 10 05:38:04 PM PDT 24 17604597969 ps
T749 /workspace/coverage/default/31.sram_ctrl_partial_access_b2b.3099859829 Aug 10 05:32:24 PM PDT 24 Aug 10 05:37:09 PM PDT 24 20933630412 ps
T750 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.4216931726 Aug 10 05:33:43 PM PDT 24 Aug 10 05:35:20 PM PDT 24 802434701 ps
T751 /workspace/coverage/default/42.sram_ctrl_multiple_keys.3046279927 Aug 10 05:33:53 PM PDT 24 Aug 10 05:44:16 PM PDT 24 9048795687 ps
T752 /workspace/coverage/default/40.sram_ctrl_mem_partial_access.827072596 Aug 10 05:33:44 PM PDT 24 Aug 10 05:35:12 PM PDT 24 11173423296 ps
T753 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.4215161700 Aug 10 05:32:26 PM PDT 24 Aug 10 05:32:50 PM PDT 24 3687617014 ps
T754 /workspace/coverage/default/49.sram_ctrl_alert_test.4234897843 Aug 10 05:35:09 PM PDT 24 Aug 10 05:35:09 PM PDT 24 40723133 ps
T755 /workspace/coverage/default/12.sram_ctrl_access_during_key_req.3786333521 Aug 10 05:30:43 PM PDT 24 Aug 10 05:34:54 PM PDT 24 5062584977 ps
T756 /workspace/coverage/default/18.sram_ctrl_ram_cfg.1618251682 Aug 10 05:31:04 PM PDT 24 Aug 10 05:31:07 PM PDT 24 1403700536 ps
T757 /workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.3508792434 Aug 10 05:32:15 PM PDT 24 Aug 10 05:32:26 PM PDT 24 1139010518 ps
T758 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.1513813414 Aug 10 05:32:52 PM PDT 24 Aug 10 05:37:51 PM PDT 24 11119237230 ps
T759 /workspace/coverage/default/10.sram_ctrl_partial_access.1517827040 Aug 10 05:30:34 PM PDT 24 Aug 10 05:30:57 PM PDT 24 1005731211 ps
T760 /workspace/coverage/default/44.sram_ctrl_lc_escalation.3535691875 Aug 10 05:34:19 PM PDT 24 Aug 10 05:35:31 PM PDT 24 13427681322 ps
T761 /workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.3256580763 Aug 10 05:31:16 PM PDT 24 Aug 10 05:31:28 PM PDT 24 1212231885 ps
T762 /workspace/coverage/default/6.sram_ctrl_max_throughput.1460635731 Aug 10 05:30:27 PM PDT 24 Aug 10 05:32:35 PM PDT 24 3099440129 ps
T763 /workspace/coverage/default/8.sram_ctrl_executable.1361456627 Aug 10 05:30:28 PM PDT 24 Aug 10 05:59:19 PM PDT 24 24333586238 ps
T764 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.2857125409 Aug 10 05:32:59 PM PDT 24 Aug 10 05:52:11 PM PDT 24 116198913830 ps
T765 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.32803853 Aug 10 05:31:12 PM PDT 24 Aug 10 05:34:07 PM PDT 24 20074797209 ps
T766 /workspace/coverage/default/40.sram_ctrl_partial_access.713205199 Aug 10 05:33:35 PM PDT 24 Aug 10 05:33:50 PM PDT 24 851156551 ps
T767 /workspace/coverage/default/3.sram_ctrl_stress_all.2078243884 Aug 10 05:30:19 PM PDT 24 Aug 10 06:02:14 PM PDT 24 17170047757 ps
T768 /workspace/coverage/default/17.sram_ctrl_partial_access.3578015276 Aug 10 05:31:01 PM PDT 24 Aug 10 05:31:12 PM PDT 24 821191508 ps
T769 /workspace/coverage/default/24.sram_ctrl_max_throughput.1504395180 Aug 10 05:31:36 PM PDT 24 Aug 10 05:34:13 PM PDT 24 812011435 ps
T770 /workspace/coverage/default/22.sram_ctrl_lc_escalation.2645286126 Aug 10 05:31:19 PM PDT 24 Aug 10 05:32:43 PM PDT 24 14230864799 ps
T771 /workspace/coverage/default/12.sram_ctrl_multiple_keys.1046476448 Aug 10 05:30:35 PM PDT 24 Aug 10 05:37:50 PM PDT 24 36432733630 ps
T772 /workspace/coverage/default/14.sram_ctrl_lc_escalation.2027739241 Aug 10 05:30:48 PM PDT 24 Aug 10 05:31:37 PM PDT 24 52427136166 ps
T773 /workspace/coverage/default/34.sram_ctrl_mem_walk.3735102724 Aug 10 05:32:42 PM PDT 24 Aug 10 05:35:38 PM PDT 24 28924179317 ps
T774 /workspace/coverage/default/28.sram_ctrl_stress_pipeline.1442683021 Aug 10 05:31:57 PM PDT 24 Aug 10 05:34:53 PM PDT 24 3052625227 ps
T775 /workspace/coverage/default/5.sram_ctrl_access_during_key_req.1958748336 Aug 10 05:30:19 PM PDT 24 Aug 10 05:43:53 PM PDT 24 62682832884 ps
T776 /workspace/coverage/default/47.sram_ctrl_partial_access_b2b.3886277013 Aug 10 05:34:45 PM PDT 24 Aug 10 05:40:29 PM PDT 24 13895163603 ps
T777 /workspace/coverage/default/49.sram_ctrl_mem_walk.1884413921 Aug 10 05:35:09 PM PDT 24 Aug 10 05:40:11 PM PDT 24 13832620331 ps
T46 /workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.2852187570 Aug 10 05:30:51 PM PDT 24 Aug 10 05:33:15 PM PDT 24 2982213795 ps
T778 /workspace/coverage/default/41.sram_ctrl_partial_access_b2b.530407636 Aug 10 05:33:44 PM PDT 24 Aug 10 05:40:34 PM PDT 24 68294832102 ps
T779 /workspace/coverage/default/14.sram_ctrl_multiple_keys.3720221183 Aug 10 05:30:46 PM PDT 24 Aug 10 05:58:05 PM PDT 24 19582832632 ps
T780 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.558263710 Aug 10 05:31:35 PM PDT 24 Aug 10 05:31:43 PM PDT 24 7365174841 ps
T781 /workspace/coverage/default/36.sram_ctrl_mem_walk.4130691060 Aug 10 05:33:01 PM PDT 24 Aug 10 05:38:54 PM PDT 24 39049093940 ps
T782 /workspace/coverage/default/5.sram_ctrl_bijection.3885220786 Aug 10 05:30:19 PM PDT 24 Aug 10 05:41:25 PM PDT 24 59275577203 ps
T783 /workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.2729728884 Aug 10 05:31:51 PM PDT 24 Aug 10 05:31:58 PM PDT 24 709638082 ps
T784 /workspace/coverage/default/10.sram_ctrl_alert_test.680680123 Aug 10 05:30:47 PM PDT 24 Aug 10 05:30:47 PM PDT 24 18484631 ps
T785 /workspace/coverage/default/18.sram_ctrl_bijection.1446260003 Aug 10 05:31:01 PM PDT 24 Aug 10 05:56:02 PM PDT 24 20413543688 ps
T786 /workspace/coverage/default/19.sram_ctrl_smoke.1268646367 Aug 10 05:31:02 PM PDT 24 Aug 10 05:31:20 PM PDT 24 2243490890 ps
T787 /workspace/coverage/default/34.sram_ctrl_bijection.2097333482 Aug 10 05:32:43 PM PDT 24 Aug 10 06:10:38 PM PDT 24 32452725858 ps
T788 /workspace/coverage/default/46.sram_ctrl_ram_cfg.1953901487 Aug 10 05:34:38 PM PDT 24 Aug 10 05:34:41 PM PDT 24 379282697 ps
T789 /workspace/coverage/default/39.sram_ctrl_mem_walk.914747896 Aug 10 05:33:32 PM PDT 24 Aug 10 05:39:30 PM PDT 24 23251705207 ps
T790 /workspace/coverage/default/37.sram_ctrl_regwen.3651811104 Aug 10 05:33:11 PM PDT 24 Aug 10 05:41:29 PM PDT 24 3362907382 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%