Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.97 99.19 94.27 99.72 100.00 96.03 99.12 97.44


Total test records in report: 1037
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T554 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.431175253 Aug 15 04:55:34 PM PDT 24 Aug 15 04:56:41 PM PDT 24 7375688454 ps
T555 /workspace/coverage/default/1.sram_ctrl_regwen.950034831 Aug 15 04:52:48 PM PDT 24 Aug 15 04:57:06 PM PDT 24 1703767711 ps
T556 /workspace/coverage/default/36.sram_ctrl_partial_access.3996708505 Aug 15 04:55:34 PM PDT 24 Aug 15 04:55:51 PM PDT 24 879028942 ps
T557 /workspace/coverage/default/46.sram_ctrl_multiple_keys.1465826989 Aug 15 04:57:02 PM PDT 24 Aug 15 05:02:06 PM PDT 24 64701405288 ps
T558 /workspace/coverage/default/41.sram_ctrl_max_throughput.3987873023 Aug 15 04:56:20 PM PDT 24 Aug 15 04:56:50 PM PDT 24 2844467187 ps
T559 /workspace/coverage/default/27.sram_ctrl_regwen.692548380 Aug 15 04:54:28 PM PDT 24 Aug 15 05:05:50 PM PDT 24 47736175906 ps
T560 /workspace/coverage/default/40.sram_ctrl_stress_all.921900398 Aug 15 04:56:12 PM PDT 24 Aug 15 06:42:30 PM PDT 24 91928367231 ps
T561 /workspace/coverage/default/10.sram_ctrl_stress_all.852270018 Aug 15 04:53:25 PM PDT 24 Aug 15 06:00:08 PM PDT 24 405289958948 ps
T562 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.3091950042 Aug 15 04:53:31 PM PDT 24 Aug 15 04:54:34 PM PDT 24 4159054206 ps
T563 /workspace/coverage/default/40.sram_ctrl_alert_test.653385240 Aug 15 04:56:12 PM PDT 24 Aug 15 04:56:13 PM PDT 24 36056878 ps
T564 /workspace/coverage/default/12.sram_ctrl_max_throughput.1637665763 Aug 15 04:53:29 PM PDT 24 Aug 15 04:53:45 PM PDT 24 11430472420 ps
T565 /workspace/coverage/default/47.sram_ctrl_alert_test.1395785567 Aug 15 04:57:17 PM PDT 24 Aug 15 04:57:18 PM PDT 24 15362904 ps
T566 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.654999399 Aug 15 04:53:33 PM PDT 24 Aug 15 04:55:38 PM PDT 24 3252458001 ps
T567 /workspace/coverage/default/21.sram_ctrl_partial_access_b2b.1330777542 Aug 15 04:53:58 PM PDT 24 Aug 15 04:56:17 PM PDT 24 23511862190 ps
T568 /workspace/coverage/default/45.sram_ctrl_executable.979887268 Aug 15 04:56:54 PM PDT 24 Aug 15 05:03:46 PM PDT 24 10278819793 ps
T569 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.1074553383 Aug 15 04:57:24 PM PDT 24 Aug 15 05:01:48 PM PDT 24 3320261039 ps
T31 /workspace/coverage/default/3.sram_ctrl_sec_cm.458158008 Aug 15 04:52:53 PM PDT 24 Aug 15 04:52:56 PM PDT 24 995484671 ps
T570 /workspace/coverage/default/33.sram_ctrl_access_during_key_req.1906660827 Aug 15 04:55:07 PM PDT 24 Aug 15 05:08:56 PM PDT 24 42463215414 ps
T571 /workspace/coverage/default/4.sram_ctrl_stress_all.1964542799 Aug 15 04:52:55 PM PDT 24 Aug 15 06:16:24 PM PDT 24 324775560577 ps
T572 /workspace/coverage/default/8.sram_ctrl_max_throughput.729810102 Aug 15 04:53:14 PM PDT 24 Aug 15 04:54:05 PM PDT 24 3613209521 ps
T573 /workspace/coverage/default/35.sram_ctrl_lc_escalation.3474567693 Aug 15 04:55:25 PM PDT 24 Aug 15 04:56:02 PM PDT 24 23462348844 ps
T574 /workspace/coverage/default/44.sram_ctrl_ram_cfg.3945688574 Aug 15 04:56:45 PM PDT 24 Aug 15 04:56:49 PM PDT 24 356887461 ps
T575 /workspace/coverage/default/31.sram_ctrl_bijection.4265481281 Aug 15 04:54:53 PM PDT 24 Aug 15 05:06:06 PM PDT 24 116148959565 ps
T576 /workspace/coverage/default/14.sram_ctrl_multiple_keys.834142120 Aug 15 04:53:33 PM PDT 24 Aug 15 04:54:57 PM PDT 24 1095991158 ps
T577 /workspace/coverage/default/47.sram_ctrl_multiple_keys.1541181655 Aug 15 04:57:08 PM PDT 24 Aug 15 05:25:12 PM PDT 24 100906198905 ps
T578 /workspace/coverage/default/33.sram_ctrl_stress_all.710596275 Aug 15 04:55:17 PM PDT 24 Aug 15 06:32:35 PM PDT 24 794143725941 ps
T579 /workspace/coverage/default/21.sram_ctrl_stress_all.143832673 Aug 15 04:53:57 PM PDT 24 Aug 15 06:21:48 PM PDT 24 799614503172 ps
T580 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.641963347 Aug 15 04:56:19 PM PDT 24 Aug 15 04:59:23 PM PDT 24 5667758287 ps
T581 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.2136462654 Aug 15 04:56:55 PM PDT 24 Aug 15 05:01:42 PM PDT 24 13587213848 ps
T582 /workspace/coverage/default/26.sram_ctrl_multiple_keys.3104113300 Aug 15 04:54:20 PM PDT 24 Aug 15 05:02:59 PM PDT 24 19521278615 ps
T583 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.1156442349 Aug 15 04:55:56 PM PDT 24 Aug 15 05:00:11 PM PDT 24 6382569029 ps
T584 /workspace/coverage/default/8.sram_ctrl_regwen.1532105683 Aug 15 04:53:12 PM PDT 24 Aug 15 05:03:52 PM PDT 24 8530586550 ps
T585 /workspace/coverage/default/41.sram_ctrl_smoke.2073567961 Aug 15 04:56:11 PM PDT 24 Aug 15 04:57:43 PM PDT 24 956513310 ps
T586 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.3261797574 Aug 15 04:54:04 PM PDT 24 Aug 15 04:55:19 PM PDT 24 13332877603 ps
T109 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.2386486356 Aug 15 04:57:39 PM PDT 24 Aug 15 05:00:22 PM PDT 24 10106256980 ps
T587 /workspace/coverage/default/43.sram_ctrl_lc_escalation.961516089 Aug 15 04:56:38 PM PDT 24 Aug 15 04:58:11 PM PDT 24 107541843154 ps
T588 /workspace/coverage/default/3.sram_ctrl_max_throughput.44737904 Aug 15 04:52:57 PM PDT 24 Aug 15 04:54:49 PM PDT 24 764068142 ps
T144 /workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.1341125523 Aug 15 04:56:11 PM PDT 24 Aug 15 04:57:57 PM PDT 24 10670004069 ps
T589 /workspace/coverage/default/13.sram_ctrl_multiple_keys.4103245703 Aug 15 04:53:40 PM PDT 24 Aug 15 05:19:31 PM PDT 24 37160907979 ps
T590 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.2149202292 Aug 15 04:53:28 PM PDT 24 Aug 15 04:54:59 PM PDT 24 2725103864 ps
T591 /workspace/coverage/default/26.sram_ctrl_max_throughput.3985228351 Aug 15 04:54:19 PM PDT 24 Aug 15 04:54:41 PM PDT 24 1402152305 ps
T592 /workspace/coverage/default/27.sram_ctrl_alert_test.748533648 Aug 15 04:54:28 PM PDT 24 Aug 15 04:54:28 PM PDT 24 44941294 ps
T593 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.589357295 Aug 15 04:55:17 PM PDT 24 Aug 15 04:56:47 PM PDT 24 2982360133 ps
T594 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.1246994626 Aug 15 04:55:11 PM PDT 24 Aug 15 05:02:28 PM PDT 24 34168277296 ps
T595 /workspace/coverage/default/34.sram_ctrl_partial_access_b2b.2819991477 Aug 15 04:55:17 PM PDT 24 Aug 15 04:59:33 PM PDT 24 19635735596 ps
T596 /workspace/coverage/default/39.sram_ctrl_max_throughput.34165723 Aug 15 04:55:58 PM PDT 24 Aug 15 04:56:22 PM PDT 24 3189216989 ps
T597 /workspace/coverage/default/13.sram_ctrl_alert_test.3952674064 Aug 15 04:53:35 PM PDT 24 Aug 15 04:53:36 PM PDT 24 16422656 ps
T598 /workspace/coverage/default/3.sram_ctrl_partial_access.1428593627 Aug 15 04:52:58 PM PDT 24 Aug 15 04:53:35 PM PDT 24 897726573 ps
T599 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.150827950 Aug 15 04:53:26 PM PDT 24 Aug 15 04:53:47 PM PDT 24 1454664072 ps
T600 /workspace/coverage/default/26.sram_ctrl_mem_partial_access.759171403 Aug 15 04:54:21 PM PDT 24 Aug 15 04:56:40 PM PDT 24 2546352795 ps
T601 /workspace/coverage/default/27.sram_ctrl_bijection.2257420107 Aug 15 04:54:29 PM PDT 24 Aug 15 05:40:48 PM PDT 24 165761944500 ps
T602 /workspace/coverage/default/24.sram_ctrl_alert_test.2218576663 Aug 15 04:54:12 PM PDT 24 Aug 15 04:54:13 PM PDT 24 40047577 ps
T603 /workspace/coverage/default/11.sram_ctrl_stress_pipeline.878436034 Aug 15 04:53:25 PM PDT 24 Aug 15 04:56:46 PM PDT 24 6450278410 ps
T604 /workspace/coverage/default/35.sram_ctrl_stress_all.3580447141 Aug 15 04:55:34 PM PDT 24 Aug 15 06:00:27 PM PDT 24 74154762359 ps
T605 /workspace/coverage/default/26.sram_ctrl_executable.879166895 Aug 15 04:54:23 PM PDT 24 Aug 15 05:04:06 PM PDT 24 44078648315 ps
T606 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.3417086975 Aug 15 04:55:35 PM PDT 24 Aug 15 04:57:39 PM PDT 24 796238750 ps
T607 /workspace/coverage/default/28.sram_ctrl_regwen.844637430 Aug 15 04:54:39 PM PDT 24 Aug 15 05:05:32 PM PDT 24 1933985079 ps
T608 /workspace/coverage/default/0.sram_ctrl_partial_access_b2b.765380205 Aug 15 04:52:40 PM PDT 24 Aug 15 04:57:07 PM PDT 24 5145501245 ps
T609 /workspace/coverage/default/12.sram_ctrl_mem_walk.4156784457 Aug 15 04:53:28 PM PDT 24 Aug 15 04:56:12 PM PDT 24 10683217027 ps
T610 /workspace/coverage/default/24.sram_ctrl_partial_access.2129805993 Aug 15 04:54:11 PM PDT 24 Aug 15 04:54:54 PM PDT 24 724881860 ps
T611 /workspace/coverage/default/46.sram_ctrl_max_throughput.2976589844 Aug 15 04:57:02 PM PDT 24 Aug 15 04:57:09 PM PDT 24 701743053 ps
T612 /workspace/coverage/default/20.sram_ctrl_max_throughput.4160092747 Aug 15 04:53:56 PM PDT 24 Aug 15 04:54:36 PM PDT 24 1477215310 ps
T613 /workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.1219525237 Aug 15 04:53:04 PM PDT 24 Aug 15 04:53:14 PM PDT 24 233195601 ps
T614 /workspace/coverage/default/40.sram_ctrl_partial_access.1689644595 Aug 15 04:56:14 PM PDT 24 Aug 15 04:56:33 PM PDT 24 1236378730 ps
T615 /workspace/coverage/default/0.sram_ctrl_lc_escalation.3993981489 Aug 15 04:52:37 PM PDT 24 Aug 15 04:53:02 PM PDT 24 12942523210 ps
T616 /workspace/coverage/default/48.sram_ctrl_executable.29463749 Aug 15 04:57:26 PM PDT 24 Aug 15 05:12:06 PM PDT 24 63356850557 ps
T617 /workspace/coverage/default/10.sram_ctrl_mem_partial_access.1000861235 Aug 15 04:53:25 PM PDT 24 Aug 15 04:55:47 PM PDT 24 2497599684 ps
T618 /workspace/coverage/default/10.sram_ctrl_mem_walk.1780170664 Aug 15 04:53:23 PM PDT 24 Aug 15 04:57:11 PM PDT 24 147728006110 ps
T619 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.23340324 Aug 15 04:53:43 PM PDT 24 Aug 15 04:57:30 PM PDT 24 9086984349 ps
T620 /workspace/coverage/default/10.sram_ctrl_regwen.1773104464 Aug 15 04:53:25 PM PDT 24 Aug 15 05:28:38 PM PDT 24 5014376488 ps
T621 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.4234700892 Aug 15 04:53:54 PM PDT 24 Aug 15 04:56:30 PM PDT 24 14007275125 ps
T622 /workspace/coverage/default/5.sram_ctrl_bijection.2353749757 Aug 15 04:52:58 PM PDT 24 Aug 15 05:34:20 PM PDT 24 211035433049 ps
T623 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.154606240 Aug 15 04:53:46 PM PDT 24 Aug 15 04:54:54 PM PDT 24 970385064 ps
T624 /workspace/coverage/default/1.sram_ctrl_stress_all.3601959818 Aug 15 04:52:46 PM PDT 24 Aug 15 06:14:59 PM PDT 24 96700158099 ps
T625 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.1340710623 Aug 15 04:52:48 PM PDT 24 Aug 15 04:53:04 PM PDT 24 439221349 ps
T626 /workspace/coverage/default/1.sram_ctrl_mem_partial_access.2622924967 Aug 15 04:52:46 PM PDT 24 Aug 15 04:55:41 PM PDT 24 20087218515 ps
T627 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.2086731533 Aug 15 04:54:19 PM PDT 24 Aug 15 04:54:49 PM PDT 24 10173012456 ps
T628 /workspace/coverage/default/36.sram_ctrl_alert_test.1021394723 Aug 15 04:55:35 PM PDT 24 Aug 15 04:55:35 PM PDT 24 40068167 ps
T629 /workspace/coverage/default/13.sram_ctrl_access_during_key_req.455675870 Aug 15 04:53:31 PM PDT 24 Aug 15 05:07:42 PM PDT 24 22219944154 ps
T630 /workspace/coverage/default/36.sram_ctrl_mem_walk.2430419608 Aug 15 04:55:34 PM PDT 24 Aug 15 04:58:31 PM PDT 24 10365907848 ps
T631 /workspace/coverage/default/47.sram_ctrl_mem_walk.84379977 Aug 15 04:57:16 PM PDT 24 Aug 15 04:59:54 PM PDT 24 6916529273 ps
T632 /workspace/coverage/default/34.sram_ctrl_smoke.3872994339 Aug 15 04:55:17 PM PDT 24 Aug 15 04:55:25 PM PDT 24 706621282 ps
T633 /workspace/coverage/default/49.sram_ctrl_ram_cfg.2832901595 Aug 15 04:57:32 PM PDT 24 Aug 15 04:57:35 PM PDT 24 1403730356 ps
T634 /workspace/coverage/default/23.sram_ctrl_executable.2800840711 Aug 15 04:54:11 PM PDT 24 Aug 15 05:06:27 PM PDT 24 22316109689 ps
T635 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.3544811110 Aug 15 04:53:58 PM PDT 24 Aug 15 04:55:03 PM PDT 24 1165390479 ps
T636 /workspace/coverage/default/32.sram_ctrl_partial_access.79367915 Aug 15 04:55:07 PM PDT 24 Aug 15 04:55:15 PM PDT 24 820988185 ps
T637 /workspace/coverage/default/8.sram_ctrl_alert_test.3445878053 Aug 15 04:53:12 PM PDT 24 Aug 15 04:53:13 PM PDT 24 36421868 ps
T638 /workspace/coverage/default/37.sram_ctrl_stress_pipeline.3963465554 Aug 15 04:55:41 PM PDT 24 Aug 15 04:59:04 PM PDT 24 4082050704 ps
T639 /workspace/coverage/default/21.sram_ctrl_bijection.669341080 Aug 15 04:53:56 PM PDT 24 Aug 15 05:03:31 PM PDT 24 8212501602 ps
T640 /workspace/coverage/default/0.sram_ctrl_multiple_keys.50448828 Aug 15 04:52:42 PM PDT 24 Aug 15 05:08:18 PM PDT 24 70879274272 ps
T641 /workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.442123142 Aug 15 04:53:04 PM PDT 24 Aug 15 04:53:44 PM PDT 24 760079179 ps
T642 /workspace/coverage/default/14.sram_ctrl_smoke.2500648441 Aug 15 04:53:40 PM PDT 24 Aug 15 04:54:15 PM PDT 24 2832942200 ps
T643 /workspace/coverage/default/6.sram_ctrl_stress_all.427756223 Aug 15 04:53:03 PM PDT 24 Aug 15 07:44:26 PM PDT 24 63321594011 ps
T644 /workspace/coverage/default/34.sram_ctrl_bijection.1365075434 Aug 15 04:55:18 PM PDT 24 Aug 15 05:30:34 PM PDT 24 496912937404 ps
T645 /workspace/coverage/default/44.sram_ctrl_max_throughput.2928017527 Aug 15 04:56:45 PM PDT 24 Aug 15 04:57:51 PM PDT 24 1543016484 ps
T646 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.2809784599 Aug 15 04:54:18 PM PDT 24 Aug 15 04:56:58 PM PDT 24 8667721066 ps
T647 /workspace/coverage/default/38.sram_ctrl_lc_escalation.403369732 Aug 15 04:55:48 PM PDT 24 Aug 15 04:57:00 PM PDT 24 21635946861 ps
T648 /workspace/coverage/default/14.sram_ctrl_executable.2984080311 Aug 15 04:53:34 PM PDT 24 Aug 15 05:10:44 PM PDT 24 10537598325 ps
T649 /workspace/coverage/default/49.sram_ctrl_multiple_keys.3400755362 Aug 15 04:57:25 PM PDT 24 Aug 15 05:09:49 PM PDT 24 8755873060 ps
T650 /workspace/coverage/default/14.sram_ctrl_mem_walk.2587585666 Aug 15 04:53:35 PM PDT 24 Aug 15 04:56:20 PM PDT 24 28844421834 ps
T651 /workspace/coverage/default/40.sram_ctrl_regwen.1640333585 Aug 15 04:56:15 PM PDT 24 Aug 15 05:22:04 PM PDT 24 12797050442 ps
T652 /workspace/coverage/default/10.sram_ctrl_alert_test.3804466044 Aug 15 04:53:24 PM PDT 24 Aug 15 04:53:25 PM PDT 24 17048243 ps
T653 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.2225868847 Aug 15 04:53:47 PM PDT 24 Aug 15 04:54:33 PM PDT 24 4585430741 ps
T654 /workspace/coverage/default/42.sram_ctrl_executable.2827701961 Aug 15 04:56:28 PM PDT 24 Aug 15 05:06:43 PM PDT 24 63894610544 ps
T655 /workspace/coverage/default/0.sram_ctrl_max_throughput.4188758527 Aug 15 04:52:39 PM PDT 24 Aug 15 04:54:34 PM PDT 24 909354754 ps
T656 /workspace/coverage/default/27.sram_ctrl_multiple_keys.1443003794 Aug 15 04:54:29 PM PDT 24 Aug 15 05:21:13 PM PDT 24 28502182890 ps
T657 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.4009173519 Aug 15 04:57:26 PM PDT 24 Aug 15 05:01:31 PM PDT 24 2388525775 ps
T658 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.3438558529 Aug 15 04:54:10 PM PDT 24 Aug 15 04:57:39 PM PDT 24 3706779887 ps
T659 /workspace/coverage/default/29.sram_ctrl_smoke.1053881845 Aug 15 04:54:42 PM PDT 24 Aug 15 04:55:07 PM PDT 24 6627121324 ps
T660 /workspace/coverage/default/28.sram_ctrl_access_during_key_req.1563361811 Aug 15 04:54:38 PM PDT 24 Aug 15 05:12:58 PM PDT 24 18484613344 ps
T661 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.188666867 Aug 15 04:55:02 PM PDT 24 Aug 15 04:55:09 PM PDT 24 245744820 ps
T662 /workspace/coverage/default/23.sram_ctrl_alert_test.212019643 Aug 15 04:54:13 PM PDT 24 Aug 15 04:54:13 PM PDT 24 15121467 ps
T663 /workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.3040807134 Aug 15 04:52:57 PM PDT 24 Aug 15 04:53:18 PM PDT 24 5550207373 ps
T664 /workspace/coverage/default/1.sram_ctrl_stress_pipeline.28684593 Aug 15 04:52:48 PM PDT 24 Aug 15 04:57:48 PM PDT 24 4491396333 ps
T665 /workspace/coverage/default/26.sram_ctrl_smoke.3880729777 Aug 15 04:54:20 PM PDT 24 Aug 15 04:55:59 PM PDT 24 1663427455 ps
T666 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.324495172 Aug 15 04:53:55 PM PDT 24 Aug 15 04:54:14 PM PDT 24 712815967 ps
T667 /workspace/coverage/default/23.sram_ctrl_ram_cfg.2597360471 Aug 15 04:54:16 PM PDT 24 Aug 15 04:54:20 PM PDT 24 2578004210 ps
T668 /workspace/coverage/default/23.sram_ctrl_multiple_keys.824422749 Aug 15 04:54:03 PM PDT 24 Aug 15 05:14:17 PM PDT 24 8968171277 ps
T669 /workspace/coverage/default/32.sram_ctrl_mem_walk.1236884380 Aug 15 04:55:10 PM PDT 24 Aug 15 04:57:14 PM PDT 24 4032739891 ps
T670 /workspace/coverage/default/16.sram_ctrl_stress_pipeline.1783076581 Aug 15 04:53:41 PM PDT 24 Aug 15 04:57:46 PM PDT 24 16068647897 ps
T671 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.3004584960 Aug 15 04:56:11 PM PDT 24 Aug 15 05:01:35 PM PDT 24 5985940407 ps
T672 /workspace/coverage/default/6.sram_ctrl_access_during_key_req.3839291415 Aug 15 04:53:04 PM PDT 24 Aug 15 05:05:49 PM PDT 24 15045013410 ps
T673 /workspace/coverage/default/32.sram_ctrl_partial_access_b2b.1208103441 Aug 15 04:55:02 PM PDT 24 Aug 15 04:59:14 PM PDT 24 4712889682 ps
T674 /workspace/coverage/default/14.sram_ctrl_alert_test.1562241019 Aug 15 04:53:35 PM PDT 24 Aug 15 04:53:36 PM PDT 24 26525293 ps
T675 /workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.1629776504 Aug 15 04:54:43 PM PDT 24 Aug 15 04:55:36 PM PDT 24 3828342980 ps
T676 /workspace/coverage/default/35.sram_ctrl_partial_access.4205676968 Aug 15 04:55:26 PM PDT 24 Aug 15 04:57:27 PM PDT 24 2218396712 ps
T677 /workspace/coverage/default/27.sram_ctrl_stress_all.584246820 Aug 15 04:54:28 PM PDT 24 Aug 15 05:09:50 PM PDT 24 34058594965 ps
T678 /workspace/coverage/default/8.sram_ctrl_ram_cfg.2717193816 Aug 15 04:53:17 PM PDT 24 Aug 15 04:53:21 PM PDT 24 708443732 ps
T679 /workspace/coverage/default/7.sram_ctrl_lc_escalation.1698821289 Aug 15 04:53:03 PM PDT 24 Aug 15 04:53:42 PM PDT 24 14153203923 ps
T680 /workspace/coverage/default/0.sram_ctrl_partial_access.3539351180 Aug 15 04:52:40 PM PDT 24 Aug 15 04:52:50 PM PDT 24 1905860473 ps
T681 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.2591615636 Aug 15 04:52:59 PM PDT 24 Aug 15 04:57:17 PM PDT 24 31092290219 ps
T682 /workspace/coverage/default/35.sram_ctrl_executable.413176454 Aug 15 04:55:35 PM PDT 24 Aug 15 05:04:03 PM PDT 24 25518839560 ps
T683 /workspace/coverage/default/28.sram_ctrl_mem_walk.2578312374 Aug 15 04:54:36 PM PDT 24 Aug 15 04:59:49 PM PDT 24 14375407996 ps
T684 /workspace/coverage/default/11.sram_ctrl_multiple_keys.1216564445 Aug 15 04:53:28 PM PDT 24 Aug 15 05:20:54 PM PDT 24 301926118362 ps
T685 /workspace/coverage/default/1.sram_ctrl_bijection.1834464418 Aug 15 04:52:48 PM PDT 24 Aug 15 05:21:19 PM PDT 24 24949798522 ps
T686 /workspace/coverage/default/28.sram_ctrl_max_throughput.2533823053 Aug 15 04:54:40 PM PDT 24 Aug 15 04:56:05 PM PDT 24 796234443 ps
T687 /workspace/coverage/default/46.sram_ctrl_mem_walk.1896505986 Aug 15 04:57:08 PM PDT 24 Aug 15 04:59:40 PM PDT 24 2714202242 ps
T688 /workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.49533533 Aug 15 04:53:47 PM PDT 24 Aug 15 04:53:58 PM PDT 24 1091736083 ps
T689 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.1736371694 Aug 15 04:53:04 PM PDT 24 Aug 15 04:54:27 PM PDT 24 11781364063 ps
T690 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.1491959640 Aug 15 04:54:10 PM PDT 24 Aug 15 05:06:40 PM PDT 24 25876083482 ps
T691 /workspace/coverage/default/37.sram_ctrl_ram_cfg.1371946740 Aug 15 04:55:41 PM PDT 24 Aug 15 04:55:46 PM PDT 24 4817849870 ps
T692 /workspace/coverage/default/18.sram_ctrl_bijection.4247654204 Aug 15 04:53:49 PM PDT 24 Aug 15 05:34:08 PM PDT 24 150922315744 ps
T693 /workspace/coverage/default/48.sram_ctrl_regwen.1764401523 Aug 15 04:57:24 PM PDT 24 Aug 15 05:18:37 PM PDT 24 2596496261 ps
T694 /workspace/coverage/default/43.sram_ctrl_alert_test.2671119973 Aug 15 04:56:46 PM PDT 24 Aug 15 04:56:47 PM PDT 24 88208620 ps
T695 /workspace/coverage/default/12.sram_ctrl_stress_all.2160484368 Aug 15 04:53:28 PM PDT 24 Aug 15 07:04:50 PM PDT 24 408791923929 ps
T696 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.878753215 Aug 15 04:53:05 PM PDT 24 Aug 15 04:57:24 PM PDT 24 3224868147 ps
T697 /workspace/coverage/default/35.sram_ctrl_max_throughput.2611716702 Aug 15 04:55:25 PM PDT 24 Aug 15 04:55:33 PM PDT 24 1378111457 ps
T698 /workspace/coverage/default/21.sram_ctrl_regwen.1044774015 Aug 15 04:53:55 PM PDT 24 Aug 15 05:20:19 PM PDT 24 70167294386 ps
T699 /workspace/coverage/default/14.sram_ctrl_bijection.1032512223 Aug 15 04:53:36 PM PDT 24 Aug 15 05:25:54 PM PDT 24 79963933164 ps
T700 /workspace/coverage/default/16.sram_ctrl_regwen.719474043 Aug 15 04:53:46 PM PDT 24 Aug 15 05:07:01 PM PDT 24 8266106494 ps
T701 /workspace/coverage/default/15.sram_ctrl_bijection.7732437 Aug 15 04:53:32 PM PDT 24 Aug 15 05:17:49 PM PDT 24 79999553163 ps
T702 /workspace/coverage/default/14.sram_ctrl_regwen.141081705 Aug 15 04:53:34 PM PDT 24 Aug 15 05:06:51 PM PDT 24 2511298905 ps
T703 /workspace/coverage/default/5.sram_ctrl_lc_escalation.678890245 Aug 15 04:53:05 PM PDT 24 Aug 15 04:54:33 PM PDT 24 47465588262 ps
T704 /workspace/coverage/default/27.sram_ctrl_executable.2333165260 Aug 15 04:54:30 PM PDT 24 Aug 15 05:12:11 PM PDT 24 16299366052 ps
T705 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.1777754264 Aug 15 04:53:28 PM PDT 24 Aug 15 04:53:50 PM PDT 24 1270453490 ps
T706 /workspace/coverage/default/25.sram_ctrl_multiple_keys.1204893996 Aug 15 04:54:20 PM PDT 24 Aug 15 04:56:07 PM PDT 24 5832548324 ps
T707 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.3377609049 Aug 15 04:55:25 PM PDT 24 Aug 15 04:56:54 PM PDT 24 9118620087 ps
T708 /workspace/coverage/default/38.sram_ctrl_smoke.1370999109 Aug 15 04:55:50 PM PDT 24 Aug 15 04:56:00 PM PDT 24 4597037548 ps
T709 /workspace/coverage/default/24.sram_ctrl_smoke.114538159 Aug 15 04:54:11 PM PDT 24 Aug 15 04:55:40 PM PDT 24 13701680321 ps
T710 /workspace/coverage/default/49.sram_ctrl_bijection.2815796001 Aug 15 04:57:25 PM PDT 24 Aug 15 05:13:41 PM PDT 24 13946012441 ps
T711 /workspace/coverage/default/46.sram_ctrl_executable.3615474941 Aug 15 04:57:05 PM PDT 24 Aug 15 05:09:30 PM PDT 24 35612972358 ps
T712 /workspace/coverage/default/49.sram_ctrl_alert_test.3627308944 Aug 15 04:57:39 PM PDT 24 Aug 15 04:57:40 PM PDT 24 35945036 ps
T713 /workspace/coverage/default/42.sram_ctrl_multiple_keys.359435014 Aug 15 04:56:18 PM PDT 24 Aug 15 05:21:27 PM PDT 24 15253992652 ps
T714 /workspace/coverage/default/12.sram_ctrl_access_during_key_req.1081285360 Aug 15 04:53:29 PM PDT 24 Aug 15 05:09:46 PM PDT 24 11090815610 ps
T715 /workspace/coverage/default/33.sram_ctrl_bijection.521235376 Aug 15 04:55:07 PM PDT 24 Aug 15 05:32:04 PM PDT 24 496936032345 ps
T716 /workspace/coverage/default/15.sram_ctrl_mem_partial_access.50132218 Aug 15 04:53:50 PM PDT 24 Aug 15 04:55:08 PM PDT 24 2233387297 ps
T717 /workspace/coverage/default/16.sram_ctrl_max_throughput.154225130 Aug 15 04:53:41 PM PDT 24 Aug 15 04:54:36 PM PDT 24 1568209566 ps
T718 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.2914466995 Aug 15 04:56:13 PM PDT 24 Aug 15 05:12:10 PM PDT 24 49103965162 ps
T719 /workspace/coverage/default/29.sram_ctrl_stress_pipeline.1863325465 Aug 15 04:54:38 PM PDT 24 Aug 15 04:57:24 PM PDT 24 16179624173 ps
T720 /workspace/coverage/default/3.sram_ctrl_lc_escalation.1394530668 Aug 15 04:52:56 PM PDT 24 Aug 15 04:54:00 PM PDT 24 39527151269 ps
T721 /workspace/coverage/default/28.sram_ctrl_ram_cfg.1446591426 Aug 15 04:54:37 PM PDT 24 Aug 15 04:54:41 PM PDT 24 1413767068 ps
T722 /workspace/coverage/default/41.sram_ctrl_regwen.2239741727 Aug 15 04:56:20 PM PDT 24 Aug 15 05:06:24 PM PDT 24 1889145397 ps
T723 /workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.4107876454 Aug 15 04:53:03 PM PDT 24 Aug 15 04:56:37 PM PDT 24 12460703638 ps
T724 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.701882486 Aug 15 04:57:27 PM PDT 24 Aug 15 04:58:45 PM PDT 24 10118984321 ps
T725 /workspace/coverage/default/43.sram_ctrl_partial_access_b2b.194424439 Aug 15 04:56:36 PM PDT 24 Aug 15 05:03:04 PM PDT 24 16441083696 ps
T726 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.3700702719 Aug 15 04:55:49 PM PDT 24 Aug 15 04:58:54 PM PDT 24 19820473314 ps
T727 /workspace/coverage/default/24.sram_ctrl_ram_cfg.2938235236 Aug 15 04:54:11 PM PDT 24 Aug 15 04:54:14 PM PDT 24 1526958247 ps
T728 /workspace/coverage/default/17.sram_ctrl_ram_cfg.4287563028 Aug 15 04:53:43 PM PDT 24 Aug 15 04:53:46 PM PDT 24 1459305657 ps
T729 /workspace/coverage/default/9.sram_ctrl_mem_walk.950192573 Aug 15 04:53:11 PM PDT 24 Aug 15 04:58:09 PM PDT 24 5475762961 ps
T730 /workspace/coverage/default/42.sram_ctrl_lc_escalation.2564505007 Aug 15 04:56:28 PM PDT 24 Aug 15 04:56:57 PM PDT 24 4185551308 ps
T731 /workspace/coverage/default/45.sram_ctrl_partial_access.3510829771 Aug 15 04:56:57 PM PDT 24 Aug 15 04:57:21 PM PDT 24 6297383073 ps
T732 /workspace/coverage/default/48.sram_ctrl_multiple_keys.4222161549 Aug 15 04:57:17 PM PDT 24 Aug 15 05:09:17 PM PDT 24 12767205062 ps
T733 /workspace/coverage/default/17.sram_ctrl_mem_walk.4088105459 Aug 15 04:53:43 PM PDT 24 Aug 15 05:00:06 PM PDT 24 71387557243 ps
T734 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.2949502809 Aug 15 04:56:13 PM PDT 24 Aug 15 04:57:06 PM PDT 24 6107460445 ps
T735 /workspace/coverage/default/25.sram_ctrl_smoke.2262934356 Aug 15 04:54:19 PM PDT 24 Aug 15 04:54:31 PM PDT 24 2115786498 ps
T736 /workspace/coverage/default/7.sram_ctrl_max_throughput.1406684525 Aug 15 04:53:05 PM PDT 24 Aug 15 04:55:23 PM PDT 24 1565454444 ps
T737 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.2662569452 Aug 15 04:53:44 PM PDT 24 Aug 15 04:56:26 PM PDT 24 5197307127 ps
T738 /workspace/coverage/default/35.sram_ctrl_ram_cfg.610419900 Aug 15 04:55:36 PM PDT 24 Aug 15 04:55:40 PM PDT 24 1408577122 ps
T739 /workspace/coverage/default/4.sram_ctrl_regwen.3520418754 Aug 15 04:52:57 PM PDT 24 Aug 15 05:07:27 PM PDT 24 40851054968 ps
T740 /workspace/coverage/default/48.sram_ctrl_lc_escalation.4233708129 Aug 15 04:57:24 PM PDT 24 Aug 15 04:58:39 PM PDT 24 12235728971 ps
T741 /workspace/coverage/default/30.sram_ctrl_max_throughput.2826464569 Aug 15 04:54:47 PM PDT 24 Aug 15 04:56:18 PM PDT 24 784522064 ps
T742 /workspace/coverage/default/45.sram_ctrl_max_throughput.3274177127 Aug 15 04:56:52 PM PDT 24 Aug 15 04:57:35 PM PDT 24 6048494001 ps
T743 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.1737833688 Aug 15 04:54:07 PM PDT 24 Aug 15 04:56:16 PM PDT 24 5625244187 ps
T744 /workspace/coverage/default/4.sram_ctrl_smoke.1244533956 Aug 15 04:52:56 PM PDT 24 Aug 15 04:54:31 PM PDT 24 1712049426 ps
T745 /workspace/coverage/default/21.sram_ctrl_mem_walk.4119721056 Aug 15 04:53:59 PM PDT 24 Aug 15 05:00:38 PM PDT 24 137776655538 ps
T746 /workspace/coverage/default/0.sram_ctrl_mem_walk.2746180141 Aug 15 04:52:41 PM PDT 24 Aug 15 04:55:22 PM PDT 24 27724859840 ps
T747 /workspace/coverage/default/34.sram_ctrl_multiple_keys.3100910426 Aug 15 04:55:17 PM PDT 24 Aug 15 05:15:54 PM PDT 24 15844468444 ps
T748 /workspace/coverage/default/24.sram_ctrl_stress_all.3878963 Aug 15 04:54:11 PM PDT 24 Aug 15 06:32:27 PM PDT 24 369861976750 ps
T749 /workspace/coverage/default/15.sram_ctrl_partial_access_b2b.4098362271 Aug 15 04:53:43 PM PDT 24 Aug 15 04:59:59 PM PDT 24 17577217136 ps
T750 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.4054345583 Aug 15 04:53:33 PM PDT 24 Aug 15 05:02:42 PM PDT 24 21107265027 ps
T751 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.208151996 Aug 15 04:53:40 PM PDT 24 Aug 15 04:54:51 PM PDT 24 3129522520 ps
T752 /workspace/coverage/default/22.sram_ctrl_max_throughput.956201512 Aug 15 04:54:02 PM PDT 24 Aug 15 04:55:10 PM PDT 24 3314970102 ps
T753 /workspace/coverage/default/22.sram_ctrl_regwen.2002453372 Aug 15 04:54:04 PM PDT 24 Aug 15 04:58:42 PM PDT 24 925963555 ps
T754 /workspace/coverage/default/6.sram_ctrl_ram_cfg.3347691218 Aug 15 04:53:08 PM PDT 24 Aug 15 04:53:11 PM PDT 24 1471669622 ps
T110 /workspace/coverage/default/44.sram_ctrl_mem_partial_access.2753175230 Aug 15 04:56:44 PM PDT 24 Aug 15 04:59:16 PM PDT 24 2482787893 ps
T755 /workspace/coverage/default/36.sram_ctrl_stress_all.2315911015 Aug 15 04:55:35 PM PDT 24 Aug 15 05:25:58 PM PDT 24 38101140311 ps
T756 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.1716559402 Aug 15 04:53:31 PM PDT 24 Aug 15 04:57:06 PM PDT 24 2739555883 ps
T757 /workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.764429391 Aug 15 04:57:26 PM PDT 24 Aug 15 04:57:32 PM PDT 24 6045449201 ps
T758 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.3602169139 Aug 15 04:54:46 PM PDT 24 Aug 15 04:56:05 PM PDT 24 9433762639 ps
T759 /workspace/coverage/default/5.sram_ctrl_alert_test.713538780 Aug 15 04:53:04 PM PDT 24 Aug 15 04:53:05 PM PDT 24 17777481 ps
T760 /workspace/coverage/default/33.sram_ctrl_regwen.1876887226 Aug 15 04:55:11 PM PDT 24 Aug 15 05:19:37 PM PDT 24 40079787549 ps
T761 /workspace/coverage/default/15.sram_ctrl_alert_test.3716650908 Aug 15 04:53:42 PM PDT 24 Aug 15 04:53:43 PM PDT 24 13374707 ps
T762 /workspace/coverage/default/8.sram_ctrl_throughput_w_partial_write.3255481319 Aug 15 04:53:14 PM PDT 24 Aug 15 04:55:26 PM PDT 24 3093384057 ps
T32 /workspace/coverage/default/4.sram_ctrl_sec_cm.1534469598 Aug 15 04:52:57 PM PDT 24 Aug 15 04:52:59 PM PDT 24 214967971 ps
T111 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.3518773839 Aug 15 04:54:29 PM PDT 24 Aug 15 04:55:44 PM PDT 24 5775363630 ps
T763 /workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.1988930939 Aug 15 04:54:04 PM PDT 24 Aug 15 04:55:40 PM PDT 24 16935067559 ps
T764 /workspace/coverage/default/2.sram_ctrl_mem_walk.396050255 Aug 15 04:52:47 PM PDT 24 Aug 15 04:58:42 PM PDT 24 21992980677 ps
T765 /workspace/coverage/default/23.sram_ctrl_stress_pipeline.3542130048 Aug 15 04:54:04 PM PDT 24 Aug 15 04:58:28 PM PDT 24 17898710103 ps
T766 /workspace/coverage/default/22.sram_ctrl_stress_all.1249273990 Aug 15 04:54:03 PM PDT 24 Aug 15 06:02:33 PM PDT 24 310261831809 ps
T767 /workspace/coverage/default/3.sram_ctrl_mem_walk.3877271130 Aug 15 04:52:55 PM PDT 24 Aug 15 04:58:38 PM PDT 24 55285293129 ps
T768 /workspace/coverage/default/27.sram_ctrl_stress_pipeline.3328173061 Aug 15 04:54:28 PM PDT 24 Aug 15 04:58:07 PM PDT 24 3276049914 ps
T769 /workspace/coverage/default/33.sram_ctrl_executable.2209063712 Aug 15 04:55:12 PM PDT 24 Aug 15 05:19:13 PM PDT 24 132453045403 ps
T770 /workspace/coverage/default/46.sram_ctrl_bijection.1892777939 Aug 15 04:57:01 PM PDT 24 Aug 15 05:26:57 PM PDT 24 170613114045 ps
T771 /workspace/coverage/default/29.sram_ctrl_executable.3435536652 Aug 15 04:54:38 PM PDT 24 Aug 15 05:02:50 PM PDT 24 52359384101 ps
T772 /workspace/coverage/default/0.sram_ctrl_bijection.2305164731 Aug 15 04:52:40 PM PDT 24 Aug 15 05:04:05 PM PDT 24 173576272910 ps
T773 /workspace/coverage/default/5.sram_ctrl_access_during_key_req.1977353313 Aug 15 04:53:03 PM PDT 24 Aug 15 05:22:02 PM PDT 24 29737819672 ps
T774 /workspace/coverage/default/25.sram_ctrl_bijection.2456338724 Aug 15 04:54:20 PM PDT 24 Aug 15 05:06:51 PM PDT 24 33779381937 ps
T775 /workspace/coverage/default/6.sram_ctrl_alert_test.3465696238 Aug 15 04:53:05 PM PDT 24 Aug 15 04:53:06 PM PDT 24 320604134 ps
T776 /workspace/coverage/default/44.sram_ctrl_bijection.219793231 Aug 15 04:56:52 PM PDT 24 Aug 15 05:35:54 PM PDT 24 579283003281 ps
T777 /workspace/coverage/default/16.sram_ctrl_smoke.2860773661 Aug 15 04:53:42 PM PDT 24 Aug 15 04:53:58 PM PDT 24 847090346 ps
T778 /workspace/coverage/default/25.sram_ctrl_max_throughput.3812572026 Aug 15 04:54:20 PM PDT 24 Aug 15 04:55:48 PM PDT 24 3107533550 ps
T779 /workspace/coverage/default/11.sram_ctrl_alert_test.2979033048 Aug 15 04:53:28 PM PDT 24 Aug 15 04:53:29 PM PDT 24 25099966 ps
T780 /workspace/coverage/default/30.sram_ctrl_bijection.3957723705 Aug 15 04:54:46 PM PDT 24 Aug 15 05:43:47 PM PDT 24 234725900915 ps
T781 /workspace/coverage/default/13.sram_ctrl_bijection.1691172195 Aug 15 04:53:34 PM PDT 24 Aug 15 05:10:59 PM PDT 24 64860409318 ps
T782 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.3483189288 Aug 15 04:53:03 PM PDT 24 Aug 15 04:54:10 PM PDT 24 7473613753 ps
T783 /workspace/coverage/default/25.sram_ctrl_ram_cfg.2000274178 Aug 15 04:54:19 PM PDT 24 Aug 15 04:54:22 PM PDT 24 5585401139 ps
T784 /workspace/coverage/default/12.sram_ctrl_lc_escalation.2555919855 Aug 15 04:53:26 PM PDT 24 Aug 15 04:54:32 PM PDT 24 20965023211 ps
T785 /workspace/coverage/default/22.sram_ctrl_ram_cfg.3125979032 Aug 15 04:54:03 PM PDT 24 Aug 15 04:54:06 PM PDT 24 604331126 ps
T786 /workspace/coverage/default/16.sram_ctrl_executable.230260908 Aug 15 04:53:44 PM PDT 24 Aug 15 05:02:14 PM PDT 24 25528427275 ps
T787 /workspace/coverage/default/41.sram_ctrl_lc_escalation.1004657875 Aug 15 04:56:18 PM PDT 24 Aug 15 04:57:41 PM PDT 24 12953326806 ps
T788 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.1604737553 Aug 15 04:53:04 PM PDT 24 Aug 15 04:53:29 PM PDT 24 2672325161 ps
T789 /workspace/coverage/default/31.sram_ctrl_stress_all.3428024321 Aug 15 04:55:01 PM PDT 24 Aug 15 05:39:43 PM PDT 24 1063094772583 ps
T790 /workspace/coverage/default/10.sram_ctrl_bijection.424829505 Aug 15 04:53:13 PM PDT 24 Aug 15 05:37:01 PM PDT 24 441823835730 ps
T791 /workspace/coverage/default/12.sram_ctrl_partial_access.2476041359 Aug 15 04:53:29 PM PDT 24 Aug 15 04:55:46 PM PDT 24 5201400575 ps
T792 /workspace/coverage/default/39.sram_ctrl_partial_access_b2b.3906370616 Aug 15 04:55:57 PM PDT 24 Aug 15 05:01:55 PM PDT 24 28288643750 ps
T793 /workspace/coverage/default/11.sram_ctrl_lc_escalation.2658276935 Aug 15 04:53:27 PM PDT 24 Aug 15 04:54:19 PM PDT 24 22023721059 ps
T794 /workspace/coverage/default/24.sram_ctrl_regwen.2723098663 Aug 15 04:54:13 PM PDT 24 Aug 15 05:05:08 PM PDT 24 19400879652 ps
T795 /workspace/coverage/default/15.sram_ctrl_access_during_key_req.4186440052 Aug 15 04:53:50 PM PDT 24 Aug 15 05:15:14 PM PDT 24 15220042491 ps
T796 /workspace/coverage/default/21.sram_ctrl_max_throughput.3836816014 Aug 15 04:53:55 PM PDT 24 Aug 15 04:54:55 PM PDT 24 14560468024 ps
T797 /workspace/coverage/default/39.sram_ctrl_partial_access.2133595204 Aug 15 04:55:56 PM PDT 24 Aug 15 04:56:03 PM PDT 24 1444093108 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%