Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.09 99.81 97.02 100.00 100.00 98.58 99.70 98.52


Total test records in report: 1025
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T552 /workspace/coverage/default/10.sram_ctrl_executable.1796046547 Mar 26 02:57:28 PM PDT 24 Mar 26 03:13:26 PM PDT 24 4736453683 ps
T553 /workspace/coverage/default/13.sram_ctrl_partial_access.3983244882 Mar 26 02:57:49 PM PDT 24 Mar 26 03:00:14 PM PDT 24 6296452167 ps
T554 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.623777600 Mar 26 02:58:35 PM PDT 24 Mar 26 02:58:40 PM PDT 24 329724789 ps
T555 /workspace/coverage/default/10.sram_ctrl_lc_escalation.4195504602 Mar 26 02:57:43 PM PDT 24 Mar 26 02:57:52 PM PDT 24 4837254647 ps
T556 /workspace/coverage/default/11.sram_ctrl_lc_escalation.4274563988 Mar 26 02:57:28 PM PDT 24 Mar 26 02:57:34 PM PDT 24 1604181720 ps
T557 /workspace/coverage/default/9.sram_ctrl_multiple_keys.732431696 Mar 26 02:57:43 PM PDT 24 Mar 26 03:18:19 PM PDT 24 17864529782 ps
T558 /workspace/coverage/default/16.sram_ctrl_executable.2949264268 Mar 26 02:57:44 PM PDT 24 Mar 26 03:09:51 PM PDT 24 15232389678 ps
T559 /workspace/coverage/default/1.sram_ctrl_smoke.2809459394 Mar 26 02:57:16 PM PDT 24 Mar 26 02:57:17 PM PDT 24 49902273 ps
T560 /workspace/coverage/default/35.sram_ctrl_multiple_keys.1153253074 Mar 26 02:58:39 PM PDT 24 Mar 26 03:02:41 PM PDT 24 1041728436 ps
T561 /workspace/coverage/default/30.sram_ctrl_stress_all.3269832249 Mar 26 02:58:30 PM PDT 24 Mar 26 03:32:11 PM PDT 24 33069573266 ps
T562 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.3530341669 Mar 26 02:59:04 PM PDT 24 Mar 26 03:05:19 PM PDT 24 61648732832 ps
T563 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.1178146492 Mar 26 02:58:44 PM PDT 24 Mar 26 02:58:49 PM PDT 24 54617269 ps
T564 /workspace/coverage/default/46.sram_ctrl_alert_test.1728360716 Mar 26 02:59:30 PM PDT 24 Mar 26 02:59:31 PM PDT 24 15609371 ps
T565 /workspace/coverage/default/35.sram_ctrl_bijection.386441108 Mar 26 02:58:38 PM PDT 24 Mar 26 02:59:23 PM PDT 24 2062185074 ps
T566 /workspace/coverage/default/11.sram_ctrl_smoke.183445958 Mar 26 02:57:32 PM PDT 24 Mar 26 02:57:39 PM PDT 24 403399088 ps
T567 /workspace/coverage/default/12.sram_ctrl_mem_walk.678303612 Mar 26 02:58:02 PM PDT 24 Mar 26 02:58:10 PM PDT 24 517190903 ps
T568 /workspace/coverage/default/32.sram_ctrl_ram_cfg.791135941 Mar 26 02:58:22 PM PDT 24 Mar 26 02:58:23 PM PDT 24 78876108 ps
T569 /workspace/coverage/default/27.sram_ctrl_partial_access_b2b.1225266605 Mar 26 02:58:30 PM PDT 24 Mar 26 03:04:53 PM PDT 24 22463486374 ps
T570 /workspace/coverage/default/7.sram_ctrl_max_throughput.1788625304 Mar 26 02:57:39 PM PDT 24 Mar 26 02:57:54 PM PDT 24 247820163 ps
T571 /workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.3780168081 Mar 26 02:58:02 PM PDT 24 Mar 26 02:58:17 PM PDT 24 354121194 ps
T572 /workspace/coverage/default/38.sram_ctrl_executable.553771924 Mar 26 02:58:53 PM PDT 24 Mar 26 03:22:18 PM PDT 24 6239980706 ps
T573 /workspace/coverage/default/49.sram_ctrl_alert_test.1925963581 Mar 26 02:59:49 PM PDT 24 Mar 26 02:59:50 PM PDT 24 13363248 ps
T574 /workspace/coverage/default/6.sram_ctrl_mem_walk.4159024183 Mar 26 02:57:47 PM PDT 24 Mar 26 02:57:52 PM PDT 24 256581732 ps
T575 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.3883360217 Mar 26 02:58:01 PM PDT 24 Mar 26 02:58:04 PM PDT 24 346599551 ps
T576 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.1604027622 Mar 26 02:58:01 PM PDT 24 Mar 26 02:58:04 PM PDT 24 89110183 ps
T577 /workspace/coverage/default/19.sram_ctrl_regwen.3768095500 Mar 26 02:58:18 PM PDT 24 Mar 26 03:06:35 PM PDT 24 2385976040 ps
T578 /workspace/coverage/default/40.sram_ctrl_max_throughput.1085298341 Mar 26 02:59:16 PM PDT 24 Mar 26 02:59:26 PM PDT 24 109953808 ps
T579 /workspace/coverage/default/11.sram_ctrl_alert_test.761837127 Mar 26 02:57:30 PM PDT 24 Mar 26 02:57:30 PM PDT 24 26480324 ps
T580 /workspace/coverage/default/28.sram_ctrl_partial_access.1696127992 Mar 26 02:58:21 PM PDT 24 Mar 26 02:59:43 PM PDT 24 2133520574 ps
T581 /workspace/coverage/default/34.sram_ctrl_partial_access.4024585000 Mar 26 02:58:30 PM PDT 24 Mar 26 02:58:44 PM PDT 24 533757948 ps
T582 /workspace/coverage/default/32.sram_ctrl_stress_pipeline.3977974567 Mar 26 02:58:36 PM PDT 24 Mar 26 03:03:43 PM PDT 24 6710467799 ps
T583 /workspace/coverage/default/10.sram_ctrl_access_during_key_req.3833656773 Mar 26 02:57:35 PM PDT 24 Mar 26 03:07:24 PM PDT 24 11466101136 ps
T584 /workspace/coverage/default/34.sram_ctrl_partial_access_b2b.2022506918 Mar 26 02:58:34 PM PDT 24 Mar 26 03:03:57 PM PDT 24 4548279825 ps
T585 /workspace/coverage/default/42.sram_ctrl_executable.272237947 Mar 26 02:59:09 PM PDT 24 Mar 26 03:12:51 PM PDT 24 180181898631 ps
T586 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.3802130001 Mar 26 02:57:56 PM PDT 24 Mar 26 02:58:13 PM PDT 24 8124484112 ps
T587 /workspace/coverage/default/18.sram_ctrl_ram_cfg.3858935914 Mar 26 02:57:46 PM PDT 24 Mar 26 02:57:47 PM PDT 24 96536884 ps
T588 /workspace/coverage/default/49.sram_ctrl_bijection.332624437 Mar 26 02:59:41 PM PDT 24 Mar 26 02:59:57 PM PDT 24 1070988065 ps
T589 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.3188346013 Mar 26 02:57:51 PM PDT 24 Mar 26 02:57:54 PM PDT 24 182240123 ps
T590 /workspace/coverage/default/23.sram_ctrl_mem_walk.2659682477 Mar 26 02:58:15 PM PDT 24 Mar 26 02:58:20 PM PDT 24 946430275 ps
T591 /workspace/coverage/default/47.sram_ctrl_stress_pipeline.1104067145 Mar 26 02:59:26 PM PDT 24 Mar 26 03:02:18 PM PDT 24 4600099922 ps
T592 /workspace/coverage/default/14.sram_ctrl_lc_escalation.2794113998 Mar 26 02:57:45 PM PDT 24 Mar 26 02:57:53 PM PDT 24 871083910 ps
T593 /workspace/coverage/default/6.sram_ctrl_partial_access.3046287200 Mar 26 02:57:29 PM PDT 24 Mar 26 02:58:30 PM PDT 24 673241872 ps
T594 /workspace/coverage/default/37.sram_ctrl_alert_test.2956459135 Mar 26 02:58:48 PM PDT 24 Mar 26 02:58:49 PM PDT 24 91387910 ps
T595 /workspace/coverage/default/44.sram_ctrl_smoke.3643339504 Mar 26 02:59:18 PM PDT 24 Mar 26 02:59:24 PM PDT 24 648372194 ps
T596 /workspace/coverage/default/42.sram_ctrl_smoke.2778747129 Mar 26 02:59:12 PM PDT 24 Mar 26 02:59:20 PM PDT 24 512911041 ps
T597 /workspace/coverage/default/9.sram_ctrl_regwen.619384986 Mar 26 02:57:32 PM PDT 24 Mar 26 03:07:40 PM PDT 24 64318871967 ps
T598 /workspace/coverage/default/21.sram_ctrl_executable.3804486693 Mar 26 02:58:04 PM PDT 24 Mar 26 03:07:35 PM PDT 24 4334886527 ps
T599 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.2141575834 Mar 26 02:57:58 PM PDT 24 Mar 26 03:20:09 PM PDT 24 7011211540 ps
T600 /workspace/coverage/default/12.sram_ctrl_access_during_key_req.2809843915 Mar 26 02:57:31 PM PDT 24 Mar 26 03:03:51 PM PDT 24 1457903823 ps
T601 /workspace/coverage/default/18.sram_ctrl_executable.1045298655 Mar 26 02:58:01 PM PDT 24 Mar 26 03:17:13 PM PDT 24 93252206009 ps
T602 /workspace/coverage/default/46.sram_ctrl_max_throughput.2454819697 Mar 26 02:59:27 PM PDT 24 Mar 26 03:01:38 PM PDT 24 129866257 ps
T603 /workspace/coverage/default/27.sram_ctrl_smoke.364208476 Mar 26 02:58:17 PM PDT 24 Mar 26 02:58:31 PM PDT 24 255769896 ps
T604 /workspace/coverage/default/47.sram_ctrl_smoke.401658967 Mar 26 02:59:29 PM PDT 24 Mar 26 02:59:30 PM PDT 24 74608489 ps
T605 /workspace/coverage/default/32.sram_ctrl_alert_test.1044159739 Mar 26 02:58:36 PM PDT 24 Mar 26 02:58:37 PM PDT 24 13656040 ps
T606 /workspace/coverage/default/5.sram_ctrl_stress_all.3388915570 Mar 26 02:57:31 PM PDT 24 Mar 26 02:58:06 PM PDT 24 2077895704 ps
T607 /workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.1362395309 Mar 26 02:57:40 PM PDT 24 Mar 26 03:05:14 PM PDT 24 9058839100 ps
T608 /workspace/coverage/default/44.sram_ctrl_executable.3955182248 Mar 26 02:59:19 PM PDT 24 Mar 26 03:10:53 PM PDT 24 9318679552 ps
T609 /workspace/coverage/default/45.sram_ctrl_stress_all.2086087525 Mar 26 02:59:28 PM PDT 24 Mar 26 03:37:12 PM PDT 24 63903357644 ps
T610 /workspace/coverage/default/39.sram_ctrl_alert_test.1392406103 Mar 26 02:59:05 PM PDT 24 Mar 26 02:59:06 PM PDT 24 41092410 ps
T611 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.2313246375 Mar 26 02:59:03 PM PDT 24 Mar 26 02:59:04 PM PDT 24 147660913 ps
T612 /workspace/coverage/default/12.sram_ctrl_alert_test.3674234839 Mar 26 02:57:49 PM PDT 24 Mar 26 02:57:50 PM PDT 24 12500986 ps
T613 /workspace/coverage/default/39.sram_ctrl_ram_cfg.2444814843 Mar 26 02:59:08 PM PDT 24 Mar 26 02:59:09 PM PDT 24 90330169 ps
T614 /workspace/coverage/default/0.sram_ctrl_partial_access.3810715672 Mar 26 02:57:08 PM PDT 24 Mar 26 02:57:11 PM PDT 24 168466175 ps
T615 /workspace/coverage/default/41.sram_ctrl_smoke.2898457031 Mar 26 02:59:09 PM PDT 24 Mar 26 02:59:25 PM PDT 24 2846609076 ps
T616 /workspace/coverage/default/13.sram_ctrl_ram_cfg.1147780348 Mar 26 02:57:31 PM PDT 24 Mar 26 02:57:32 PM PDT 24 84188567 ps
T617 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.742390650 Mar 26 02:59:42 PM PDT 24 Mar 26 03:00:56 PM PDT 24 2395971448 ps
T618 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.3814147338 Mar 26 02:57:30 PM PDT 24 Mar 26 03:00:11 PM PDT 24 1717281171 ps
T619 /workspace/coverage/default/3.sram_ctrl_smoke.1921788297 Mar 26 02:57:23 PM PDT 24 Mar 26 02:57:35 PM PDT 24 2254279572 ps
T620 /workspace/coverage/default/5.sram_ctrl_partial_access.2894038795 Mar 26 02:57:27 PM PDT 24 Mar 26 02:59:43 PM PDT 24 317859099 ps
T621 /workspace/coverage/default/39.sram_ctrl_partial_access.1381600157 Mar 26 02:58:58 PM PDT 24 Mar 26 02:59:04 PM PDT 24 198086411 ps
T622 /workspace/coverage/default/48.sram_ctrl_smoke.2380955537 Mar 26 02:59:42 PM PDT 24 Mar 26 02:59:48 PM PDT 24 112829881 ps
T623 /workspace/coverage/default/45.sram_ctrl_regwen.1870900854 Mar 26 02:59:17 PM PDT 24 Mar 26 03:00:15 PM PDT 24 11017194320 ps
T624 /workspace/coverage/default/22.sram_ctrl_stress_pipeline.1981494396 Mar 26 02:58:07 PM PDT 24 Mar 26 03:03:47 PM PDT 24 3655711741 ps
T625 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.870808084 Mar 26 02:57:40 PM PDT 24 Mar 26 02:57:43 PM PDT 24 94342415 ps
T626 /workspace/coverage/default/46.sram_ctrl_regwen.729347678 Mar 26 02:59:27 PM PDT 24 Mar 26 03:20:27 PM PDT 24 16175326885 ps
T627 /workspace/coverage/default/41.sram_ctrl_regwen.685563814 Mar 26 02:59:04 PM PDT 24 Mar 26 03:04:54 PM PDT 24 18300927295 ps
T628 /workspace/coverage/default/48.sram_ctrl_access_during_key_req.895545704 Mar 26 02:59:43 PM PDT 24 Mar 26 03:11:39 PM PDT 24 13885966103 ps
T629 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.3457861813 Mar 26 02:58:06 PM PDT 24 Mar 26 03:04:27 PM PDT 24 8219623276 ps
T630 /workspace/coverage/default/10.sram_ctrl_smoke.135718271 Mar 26 02:58:03 PM PDT 24 Mar 26 02:58:08 PM PDT 24 149864006 ps
T115 /workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.2925867453 Mar 26 02:59:10 PM PDT 24 Mar 26 03:00:40 PM PDT 24 2027002193 ps
T631 /workspace/coverage/default/8.sram_ctrl_alert_test.302149991 Mar 26 02:57:34 PM PDT 24 Mar 26 02:57:35 PM PDT 24 21204328 ps
T632 /workspace/coverage/default/43.sram_ctrl_mem_walk.3129869127 Mar 26 02:59:11 PM PDT 24 Mar 26 02:59:20 PM PDT 24 140531480 ps
T633 /workspace/coverage/default/24.sram_ctrl_ram_cfg.2253496852 Mar 26 02:58:09 PM PDT 24 Mar 26 02:58:10 PM PDT 24 54403291 ps
T634 /workspace/coverage/default/19.sram_ctrl_stress_all.2782554379 Mar 26 02:58:13 PM PDT 24 Mar 26 03:57:46 PM PDT 24 435830649703 ps
T635 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.2235397333 Mar 26 02:59:19 PM PDT 24 Mar 26 03:02:04 PM PDT 24 10664552276 ps
T636 /workspace/coverage/default/4.sram_ctrl_lc_escalation.2360442436 Mar 26 02:57:26 PM PDT 24 Mar 26 02:57:37 PM PDT 24 7576484832 ps
T637 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.483693246 Mar 26 02:59:43 PM PDT 24 Mar 26 02:59:45 PM PDT 24 45322124 ps
T638 /workspace/coverage/default/47.sram_ctrl_bijection.3382785724 Mar 26 02:59:30 PM PDT 24 Mar 26 03:00:16 PM PDT 24 8083578781 ps
T639 /workspace/coverage/default/20.sram_ctrl_partial_access.2551980439 Mar 26 02:58:08 PM PDT 24 Mar 26 02:58:27 PM PDT 24 1149733657 ps
T116 /workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.1638430052 Mar 26 02:58:34 PM PDT 24 Mar 26 03:00:36 PM PDT 24 1515963584 ps
T29 /workspace/coverage/default/4.sram_ctrl_sec_cm.577474489 Mar 26 02:57:51 PM PDT 24 Mar 26 02:57:54 PM PDT 24 234508950 ps
T640 /workspace/coverage/default/30.sram_ctrl_ram_cfg.304806509 Mar 26 02:58:30 PM PDT 24 Mar 26 02:58:31 PM PDT 24 78644556 ps
T641 /workspace/coverage/default/19.sram_ctrl_smoke.3521481190 Mar 26 02:58:10 PM PDT 24 Mar 26 02:58:11 PM PDT 24 46757749 ps
T642 /workspace/coverage/default/25.sram_ctrl_mem_walk.4118351211 Mar 26 02:58:19 PM PDT 24 Mar 26 02:58:28 PM PDT 24 1142454135 ps
T643 /workspace/coverage/default/24.sram_ctrl_max_throughput.2211454457 Mar 26 02:58:15 PM PDT 24 Mar 26 02:58:18 PM PDT 24 104324917 ps
T644 /workspace/coverage/default/0.sram_ctrl_stress_pipeline.3592968334 Mar 26 02:57:28 PM PDT 24 Mar 26 03:00:16 PM PDT 24 1831961677 ps
T645 /workspace/coverage/default/6.sram_ctrl_stress_all.392959166 Mar 26 02:57:39 PM PDT 24 Mar 26 03:46:42 PM PDT 24 10949956796 ps
T646 /workspace/coverage/default/4.sram_ctrl_alert_test.1152547397 Mar 26 02:57:29 PM PDT 24 Mar 26 02:57:30 PM PDT 24 38096949 ps
T647 /workspace/coverage/default/9.sram_ctrl_max_throughput.2300309245 Mar 26 02:57:27 PM PDT 24 Mar 26 02:59:38 PM PDT 24 256465197 ps
T648 /workspace/coverage/default/49.sram_ctrl_regwen.1447374776 Mar 26 02:59:49 PM PDT 24 Mar 26 03:17:53 PM PDT 24 50365024451 ps
T30 /workspace/coverage/default/1.sram_ctrl_sec_cm.1269190846 Mar 26 02:57:20 PM PDT 24 Mar 26 02:57:22 PM PDT 24 339406035 ps
T649 /workspace/coverage/default/37.sram_ctrl_stress_all.3176280081 Mar 26 02:58:49 PM PDT 24 Mar 26 03:27:11 PM PDT 24 52631032033 ps
T650 /workspace/coverage/default/27.sram_ctrl_executable.4148958687 Mar 26 02:58:27 PM PDT 24 Mar 26 03:10:57 PM PDT 24 2308413270 ps
T651 /workspace/coverage/default/37.sram_ctrl_stress_pipeline.2913119765 Mar 26 02:58:52 PM PDT 24 Mar 26 03:03:14 PM PDT 24 2827665262 ps
T652 /workspace/coverage/default/47.sram_ctrl_regwen.42459643 Mar 26 02:59:36 PM PDT 24 Mar 26 03:28:14 PM PDT 24 2927866244 ps
T653 /workspace/coverage/default/27.sram_ctrl_ram_cfg.2025886631 Mar 26 02:58:23 PM PDT 24 Mar 26 02:58:24 PM PDT 24 119208549 ps
T654 /workspace/coverage/default/16.sram_ctrl_max_throughput.1492781465 Mar 26 02:57:56 PM PDT 24 Mar 26 02:58:02 PM PDT 24 63193545 ps
T655 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.1528633460 Mar 26 02:58:02 PM PDT 24 Mar 26 03:06:29 PM PDT 24 23810587361 ps
T656 /workspace/coverage/default/48.sram_ctrl_max_throughput.2498368595 Mar 26 02:59:34 PM PDT 24 Mar 26 03:00:15 PM PDT 24 369944995 ps
T657 /workspace/coverage/default/12.sram_ctrl_bijection.2958637398 Mar 26 02:57:36 PM PDT 24 Mar 26 02:58:29 PM PDT 24 4692482061 ps
T658 /workspace/coverage/default/40.sram_ctrl_bijection.4290258491 Mar 26 02:59:05 PM PDT 24 Mar 26 02:59:53 PM PDT 24 3411194416 ps
T659 /workspace/coverage/default/17.sram_ctrl_partial_access.3851004171 Mar 26 02:58:00 PM PDT 24 Mar 26 02:58:30 PM PDT 24 559869181 ps
T660 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.435080192 Mar 26 02:58:36 PM PDT 24 Mar 26 03:08:16 PM PDT 24 2321367174 ps
T661 /workspace/coverage/default/20.sram_ctrl_stress_all.2730555317 Mar 26 02:58:09 PM PDT 24 Mar 26 03:40:47 PM PDT 24 174699838808 ps
T662 /workspace/coverage/default/10.sram_ctrl_alert_test.3458226108 Mar 26 02:57:27 PM PDT 24 Mar 26 02:57:28 PM PDT 24 49547054 ps
T663 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.3470594712 Mar 26 02:57:34 PM PDT 24 Mar 26 03:01:07 PM PDT 24 2303987041 ps
T664 /workspace/coverage/default/2.sram_ctrl_mem_walk.333824323 Mar 26 02:57:37 PM PDT 24 Mar 26 02:57:42 PM PDT 24 272682674 ps
T665 /workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.357626184 Mar 26 02:58:06 PM PDT 24 Mar 26 03:03:40 PM PDT 24 2880718069 ps
T117 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.3204386975 Mar 26 02:59:20 PM PDT 24 Mar 26 03:00:30 PM PDT 24 2888407942 ps
T666 /workspace/coverage/default/21.sram_ctrl_smoke.2567014789 Mar 26 02:58:10 PM PDT 24 Mar 26 02:58:58 PM PDT 24 754035094 ps
T667 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.2718993685 Mar 26 02:58:21 PM PDT 24 Mar 26 03:03:25 PM PDT 24 6607610399 ps
T668 /workspace/coverage/default/44.sram_ctrl_mem_walk.2952459119 Mar 26 02:59:19 PM PDT 24 Mar 26 02:59:24 PM PDT 24 77113384 ps
T669 /workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.2389028965 Mar 26 02:57:25 PM PDT 24 Mar 26 03:04:00 PM PDT 24 1350406951 ps
T670 /workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.1273067577 Mar 26 02:57:28 PM PDT 24 Mar 26 03:01:00 PM PDT 24 386509161 ps
T118 /workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.1993250803 Mar 26 02:58:06 PM PDT 24 Mar 26 02:59:23 PM PDT 24 2575468669 ps
T671 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.3457681544 Mar 26 02:57:26 PM PDT 24 Mar 26 03:01:14 PM PDT 24 9073228430 ps
T672 /workspace/coverage/default/11.sram_ctrl_access_during_key_req.2616715482 Mar 26 02:57:27 PM PDT 24 Mar 26 03:15:39 PM PDT 24 4746391403 ps
T673 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.2913610827 Mar 26 02:59:02 PM PDT 24 Mar 26 02:59:05 PM PDT 24 85158385 ps
T674 /workspace/coverage/default/35.sram_ctrl_regwen.1461899890 Mar 26 02:58:36 PM PDT 24 Mar 26 03:21:38 PM PDT 24 1792448603 ps
T675 /workspace/coverage/default/28.sram_ctrl_ram_cfg.1181290586 Mar 26 02:58:27 PM PDT 24 Mar 26 02:58:27 PM PDT 24 32323171 ps
T676 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.832690050 Mar 26 02:58:38 PM PDT 24 Mar 26 03:02:56 PM PDT 24 3787486116 ps
T677 /workspace/coverage/default/40.sram_ctrl_ram_cfg.1326398701 Mar 26 02:59:07 PM PDT 24 Mar 26 02:59:08 PM PDT 24 29255845 ps
T678 /workspace/coverage/default/41.sram_ctrl_lc_escalation.3938775412 Mar 26 02:59:05 PM PDT 24 Mar 26 02:59:09 PM PDT 24 888585544 ps
T679 /workspace/coverage/default/46.sram_ctrl_bijection.1437387961 Mar 26 02:59:29 PM PDT 24 Mar 26 03:00:32 PM PDT 24 15318138655 ps
T680 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.1831102138 Mar 26 02:57:22 PM PDT 24 Mar 26 03:00:44 PM PDT 24 19435269787 ps
T681 /workspace/coverage/default/11.sram_ctrl_partial_access.2127409848 Mar 26 02:57:49 PM PDT 24 Mar 26 02:57:59 PM PDT 24 515813552 ps
T682 /workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.3793067308 Mar 26 02:58:06 PM PDT 24 Mar 26 03:00:38 PM PDT 24 3005104056 ps
T683 /workspace/coverage/default/22.sram_ctrl_executable.230561491 Mar 26 02:58:11 PM PDT 24 Mar 26 03:01:11 PM PDT 24 658799324 ps
T684 /workspace/coverage/default/43.sram_ctrl_executable.2157577708 Mar 26 02:59:25 PM PDT 24 Mar 26 03:03:04 PM PDT 24 10723232741 ps
T685 /workspace/coverage/default/20.sram_ctrl_ram_cfg.647287677 Mar 26 02:58:10 PM PDT 24 Mar 26 02:58:11 PM PDT 24 32059319 ps
T686 /workspace/coverage/default/2.sram_ctrl_executable.4184045578 Mar 26 02:57:27 PM PDT 24 Mar 26 03:12:28 PM PDT 24 3717572671 ps
T687 /workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.1564833899 Mar 26 02:58:42 PM PDT 24 Mar 26 03:00:06 PM PDT 24 325038818 ps
T688 /workspace/coverage/default/19.sram_ctrl_ram_cfg.526681040 Mar 26 02:58:00 PM PDT 24 Mar 26 02:58:01 PM PDT 24 32524490 ps
T689 /workspace/coverage/default/28.sram_ctrl_access_during_key_req.217169601 Mar 26 02:58:26 PM PDT 24 Mar 26 03:12:20 PM PDT 24 2674396890 ps
T690 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.1311162506 Mar 26 02:57:20 PM PDT 24 Mar 26 02:57:25 PM PDT 24 65692470 ps
T691 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.1652267118 Mar 26 02:58:29 PM PDT 24 Mar 26 03:06:01 PM PDT 24 6663414026 ps
T692 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.2390104152 Mar 26 02:58:03 PM PDT 24 Mar 26 02:58:08 PM PDT 24 614969047 ps
T693 /workspace/coverage/default/20.sram_ctrl_mem_walk.4123097837 Mar 26 02:58:05 PM PDT 24 Mar 26 02:58:10 PM PDT 24 784034702 ps
T694 /workspace/coverage/default/35.sram_ctrl_smoke.3198853159 Mar 26 02:58:39 PM PDT 24 Mar 26 03:01:19 PM PDT 24 883184786 ps
T695 /workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.3431257123 Mar 26 02:58:00 PM PDT 24 Mar 26 03:14:12 PM PDT 24 17291431836 ps
T696 /workspace/coverage/default/9.sram_ctrl_mem_walk.2956787272 Mar 26 02:57:27 PM PDT 24 Mar 26 02:57:35 PM PDT 24 139620726 ps
T697 /workspace/coverage/default/17.sram_ctrl_lc_escalation.4181477828 Mar 26 02:58:08 PM PDT 24 Mar 26 02:58:15 PM PDT 24 962149235 ps
T698 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.3175658380 Mar 26 02:57:24 PM PDT 24 Mar 26 03:18:39 PM PDT 24 12374185661 ps
T699 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.3737245221 Mar 26 02:58:42 PM PDT 24 Mar 26 03:01:28 PM PDT 24 3610291008 ps
T700 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.4082377531 Mar 26 02:58:23 PM PDT 24 Mar 26 03:00:36 PM PDT 24 1466022315 ps
T701 /workspace/coverage/default/34.sram_ctrl_mem_walk.4091897259 Mar 26 02:58:35 PM PDT 24 Mar 26 02:58:40 PM PDT 24 279334079 ps
T702 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.2905863838 Mar 26 02:58:54 PM PDT 24 Mar 26 03:02:39 PM PDT 24 2446514264 ps
T703 /workspace/coverage/default/49.sram_ctrl_smoke.65568022 Mar 26 02:59:42 PM PDT 24 Mar 26 02:59:44 PM PDT 24 303892296 ps
T704 /workspace/coverage/default/34.sram_ctrl_mem_partial_access.956528059 Mar 26 02:58:39 PM PDT 24 Mar 26 02:58:42 PM PDT 24 365077482 ps
T705 /workspace/coverage/default/4.sram_ctrl_bijection.2489840173 Mar 26 02:57:27 PM PDT 24 Mar 26 02:57:48 PM PDT 24 1803292876 ps
T706 /workspace/coverage/default/42.sram_ctrl_regwen.492824358 Mar 26 02:59:10 PM PDT 24 Mar 26 03:22:53 PM PDT 24 16770687771 ps
T707 /workspace/coverage/default/15.sram_ctrl_max_throughput.3095698066 Mar 26 02:57:35 PM PDT 24 Mar 26 02:58:02 PM PDT 24 360286628 ps
T708 /workspace/coverage/default/33.sram_ctrl_bijection.1653726009 Mar 26 02:58:34 PM PDT 24 Mar 26 02:59:25 PM PDT 24 854973202 ps
T709 /workspace/coverage/default/39.sram_ctrl_access_during_key_req.1943960849 Mar 26 02:59:16 PM PDT 24 Mar 26 03:08:13 PM PDT 24 2424044337 ps
T710 /workspace/coverage/default/4.sram_ctrl_smoke.4095479018 Mar 26 02:57:28 PM PDT 24 Mar 26 02:57:42 PM PDT 24 232254050 ps
T711 /workspace/coverage/default/45.sram_ctrl_ram_cfg.872401199 Mar 26 02:59:18 PM PDT 24 Mar 26 02:59:20 PM PDT 24 44643770 ps
T712 /workspace/coverage/default/28.sram_ctrl_lc_escalation.2781989530 Mar 26 02:58:24 PM PDT 24 Mar 26 02:58:29 PM PDT 24 463509786 ps
T713 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.3947077601 Mar 26 02:59:16 PM PDT 24 Mar 26 03:00:35 PM PDT 24 405459399 ps
T714 /workspace/coverage/default/21.sram_ctrl_max_throughput.2100741379 Mar 26 02:58:07 PM PDT 24 Mar 26 02:58:09 PM PDT 24 145325875 ps
T715 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.2844782602 Mar 26 02:59:27 PM PDT 24 Mar 26 03:00:00 PM PDT 24 1011060573 ps
T716 /workspace/coverage/default/3.sram_ctrl_stress_all.4259649644 Mar 26 02:57:24 PM PDT 24 Mar 26 03:39:48 PM PDT 24 39347379111 ps
T717 /workspace/coverage/default/21.sram_ctrl_mem_walk.2174884745 Mar 26 02:58:20 PM PDT 24 Mar 26 02:58:26 PM PDT 24 347875857 ps
T718 /workspace/coverage/default/31.sram_ctrl_mem_walk.327324649 Mar 26 02:58:29 PM PDT 24 Mar 26 02:58:35 PM PDT 24 674001365 ps
T719 /workspace/coverage/default/40.sram_ctrl_alert_test.2529973277 Mar 26 02:59:05 PM PDT 24 Mar 26 02:59:06 PM PDT 24 31456632 ps
T720 /workspace/coverage/default/25.sram_ctrl_stress_all.318985646 Mar 26 02:58:12 PM PDT 24 Mar 26 03:49:53 PM PDT 24 33945067671 ps
T721 /workspace/coverage/default/48.sram_ctrl_multiple_keys.2232027859 Mar 26 02:59:35 PM PDT 24 Mar 26 03:18:18 PM PDT 24 12314804511 ps
T722 /workspace/coverage/default/8.sram_ctrl_regwen.2419934601 Mar 26 02:57:47 PM PDT 24 Mar 26 02:59:20 PM PDT 24 2554854349 ps
T723 /workspace/coverage/default/45.sram_ctrl_mem_partial_access.2331683105 Mar 26 02:59:27 PM PDT 24 Mar 26 02:59:32 PM PDT 24 323438289 ps
T724 /workspace/coverage/default/0.sram_ctrl_lc_escalation.3586132741 Mar 26 02:57:29 PM PDT 24 Mar 26 02:57:36 PM PDT 24 740672728 ps
T725 /workspace/coverage/default/42.sram_ctrl_ram_cfg.2781405435 Mar 26 02:59:12 PM PDT 24 Mar 26 02:59:13 PM PDT 24 255554878 ps
T726 /workspace/coverage/default/33.sram_ctrl_access_during_key_req.3863621994 Mar 26 02:58:35 PM PDT 24 Mar 26 03:25:04 PM PDT 24 4373213611 ps
T727 /workspace/coverage/default/3.sram_ctrl_max_throughput.2909327163 Mar 26 02:57:38 PM PDT 24 Mar 26 02:57:51 PM PDT 24 120215433 ps
T728 /workspace/coverage/default/3.sram_ctrl_regwen.3461060037 Mar 26 02:57:26 PM PDT 24 Mar 26 03:06:10 PM PDT 24 1440052548 ps
T729 /workspace/coverage/default/2.sram_ctrl_bijection.1014375824 Mar 26 02:57:33 PM PDT 24 Mar 26 02:57:55 PM PDT 24 5241336573 ps
T730 /workspace/coverage/default/18.sram_ctrl_max_throughput.125506704 Mar 26 02:58:06 PM PDT 24 Mar 26 02:59:36 PM PDT 24 520886735 ps
T731 /workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.937861858 Mar 26 02:59:36 PM PDT 24 Mar 26 02:59:42 PM PDT 24 92373184 ps
T732 /workspace/coverage/default/4.sram_ctrl_mem_walk.723558477 Mar 26 02:57:27 PM PDT 24 Mar 26 02:57:37 PM PDT 24 1362557668 ps
T39 /workspace/coverage/default/0.sram_ctrl_sec_cm.133736533 Mar 26 02:57:23 PM PDT 24 Mar 26 02:57:27 PM PDT 24 1215640155 ps
T733 /workspace/coverage/default/4.sram_ctrl_regwen.2332569896 Mar 26 02:57:27 PM PDT 24 Mar 26 03:01:01 PM PDT 24 6216634103 ps
T734 /workspace/coverage/default/16.sram_ctrl_lc_escalation.1986394890 Mar 26 02:57:34 PM PDT 24 Mar 26 02:57:38 PM PDT 24 3401477754 ps
T735 /workspace/coverage/default/17.sram_ctrl_regwen.2228932645 Mar 26 02:58:16 PM PDT 24 Mar 26 03:09:59 PM PDT 24 14019346552 ps
T736 /workspace/coverage/default/1.sram_ctrl_stress_all.2381616406 Mar 26 02:57:30 PM PDT 24 Mar 26 03:36:03 PM PDT 24 10563679672 ps
T737 /workspace/coverage/default/8.sram_ctrl_smoke.173257109 Mar 26 02:57:30 PM PDT 24 Mar 26 02:57:31 PM PDT 24 112306677 ps
T738 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.2179929891 Mar 26 02:58:54 PM PDT 24 Mar 26 03:04:55 PM PDT 24 27917200759 ps
T739 /workspace/coverage/default/31.sram_ctrl_smoke.503365508 Mar 26 02:58:24 PM PDT 24 Mar 26 02:58:32 PM PDT 24 401314952 ps
T740 /workspace/coverage/default/45.sram_ctrl_smoke.389233836 Mar 26 02:59:20 PM PDT 24 Mar 26 02:59:33 PM PDT 24 254924010 ps
T741 /workspace/coverage/default/42.sram_ctrl_alert_test.3556644383 Mar 26 02:59:27 PM PDT 24 Mar 26 02:59:29 PM PDT 24 35783283 ps
T742 /workspace/coverage/default/13.sram_ctrl_mem_partial_access.213852749 Mar 26 02:58:02 PM PDT 24 Mar 26 02:58:05 PM PDT 24 378111904 ps
T743 /workspace/coverage/default/15.sram_ctrl_alert_test.679160420 Mar 26 02:57:41 PM PDT 24 Mar 26 02:57:41 PM PDT 24 13818124 ps
T744 /workspace/coverage/default/27.sram_ctrl_lc_escalation.4259886267 Mar 26 02:58:29 PM PDT 24 Mar 26 02:58:32 PM PDT 24 179431499 ps
T745 /workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.3113618430 Mar 26 02:58:54 PM PDT 24 Mar 26 03:06:44 PM PDT 24 7336043668 ps
T746 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.933856773 Mar 26 02:59:09 PM PDT 24 Mar 26 03:00:22 PM PDT 24 299196499 ps
T747 /workspace/coverage/default/33.sram_ctrl_regwen.3371486985 Mar 26 02:58:30 PM PDT 24 Mar 26 03:14:26 PM PDT 24 16114865051 ps
T748 /workspace/coverage/default/9.sram_ctrl_executable.2357491546 Mar 26 02:58:42 PM PDT 24 Mar 26 02:59:42 PM PDT 24 3606091255 ps
T749 /workspace/coverage/default/16.sram_ctrl_bijection.3489946262 Mar 26 02:58:06 PM PDT 24 Mar 26 02:58:50 PM PDT 24 7890527340 ps
T750 /workspace/coverage/default/17.sram_ctrl_multiple_keys.490468589 Mar 26 02:57:47 PM PDT 24 Mar 26 03:01:12 PM PDT 24 368416739 ps
T751 /workspace/coverage/default/33.sram_ctrl_lc_escalation.129160528 Mar 26 02:58:34 PM PDT 24 Mar 26 02:58:38 PM PDT 24 290379637 ps
T752 /workspace/coverage/default/9.sram_ctrl_ram_cfg.4112790220 Mar 26 02:57:29 PM PDT 24 Mar 26 02:57:29 PM PDT 24 78940171 ps
T753 /workspace/coverage/default/28.sram_ctrl_mem_walk.1146931997 Mar 26 02:58:32 PM PDT 24 Mar 26 02:58:41 PM PDT 24 458593531 ps
T754 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.4083124082 Mar 26 02:58:37 PM PDT 24 Mar 26 03:00:27 PM PDT 24 153219595 ps
T755 /workspace/coverage/default/16.sram_ctrl_smoke.2940614492 Mar 26 02:57:44 PM PDT 24 Mar 26 02:58:15 PM PDT 24 117347374 ps
T756 /workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.419493131 Mar 26 02:58:28 PM PDT 24 Mar 26 03:05:11 PM PDT 24 2274181564 ps
T40 /workspace/coverage/default/2.sram_ctrl_sec_cm.2521582525 Mar 26 02:57:29 PM PDT 24 Mar 26 02:57:31 PM PDT 24 113218131 ps
T757 /workspace/coverage/default/20.sram_ctrl_bijection.3605539920 Mar 26 02:58:05 PM PDT 24 Mar 26 02:58:36 PM PDT 24 5416746736 ps
T758 /workspace/coverage/default/26.sram_ctrl_mem_partial_access.4187698837 Mar 26 02:58:20 PM PDT 24 Mar 26 02:58:25 PM PDT 24 347056340 ps
T759 /workspace/coverage/default/17.sram_ctrl_stress_all.668690073 Mar 26 02:57:54 PM PDT 24 Mar 26 03:19:10 PM PDT 24 33806045115 ps
T760 /workspace/coverage/default/28.sram_ctrl_partial_access_b2b.3983602943 Mar 26 02:58:23 PM PDT 24 Mar 26 03:01:48 PM PDT 24 2979209385 ps
T761 /workspace/coverage/default/28.sram_ctrl_alert_test.1357765567 Mar 26 02:58:18 PM PDT 24 Mar 26 02:58:19 PM PDT 24 21134925 ps
T762 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.2131840960 Mar 26 02:59:26 PM PDT 24 Mar 26 03:01:03 PM PDT 24 7969961042 ps
T763 /workspace/coverage/default/20.sram_ctrl_executable.1967898396 Mar 26 02:57:52 PM PDT 24 Mar 26 03:12:44 PM PDT 24 24550152944 ps
T764 /workspace/coverage/default/5.sram_ctrl_ram_cfg.1670553439 Mar 26 02:57:34 PM PDT 24 Mar 26 02:57:35 PM PDT 24 29016425 ps
T765 /workspace/coverage/default/38.sram_ctrl_alert_test.2645239685 Mar 26 02:58:58 PM PDT 24 Mar 26 02:58:59 PM PDT 24 37201978 ps
T766 /workspace/coverage/default/44.sram_ctrl_mem_partial_access.3746658398 Mar 26 02:59:18 PM PDT 24 Mar 26 02:59:22 PM PDT 24 203225690 ps
T767 /workspace/coverage/default/15.sram_ctrl_partial_access.3196906988 Mar 26 02:57:59 PM PDT 24 Mar 26 02:58:01 PM PDT 24 119320160 ps
T768 /workspace/coverage/default/45.sram_ctrl_access_during_key_req.1030970323 Mar 26 02:59:19 PM PDT 24 Mar 26 03:08:18 PM PDT 24 9616237510 ps
T769 /workspace/coverage/default/13.sram_ctrl_alert_test.3934710565 Mar 26 02:58:02 PM PDT 24 Mar 26 02:58:03 PM PDT 24 28506664 ps
T770 /workspace/coverage/default/39.sram_ctrl_lc_escalation.1071575963 Mar 26 02:59:04 PM PDT 24 Mar 26 02:59:08 PM PDT 24 960746859 ps
T771 /workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.336290930 Mar 26 02:57:58 PM PDT 24 Mar 26 02:58:01 PM PDT 24 47153633 ps
T772 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.722008222 Mar 26 02:59:18 PM PDT 24 Mar 26 03:03:32 PM PDT 24 16208013626 ps
T773 /workspace/coverage/default/3.sram_ctrl_bijection.2780758812 Mar 26 02:57:17 PM PDT 24 Mar 26 02:57:55 PM PDT 24 1208301679 ps
T774 /workspace/coverage/default/3.sram_ctrl_multiple_keys.709558229 Mar 26 02:57:27 PM PDT 24 Mar 26 02:59:07 PM PDT 24 1427464823 ps
T775 /workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.3456312001 Mar 26 02:57:41 PM PDT 24 Mar 26 03:03:56 PM PDT 24 2227822379 ps
T776 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.342436422 Mar 26 02:57:56 PM PDT 24 Mar 26 03:01:16 PM PDT 24 9992912564 ps
T777 /workspace/coverage/default/22.sram_ctrl_mem_walk.561160534 Mar 26 02:58:11 PM PDT 24 Mar 26 02:58:17 PM PDT 24 798839830 ps
T778 /workspace/coverage/default/12.sram_ctrl_partial_access.969819669 Mar 26 02:57:37 PM PDT 24 Mar 26 02:57:38 PM PDT 24 140445402 ps
T779 /workspace/coverage/default/1.sram_ctrl_regwen.2266827428 Mar 26 02:57:35 PM PDT 24 Mar 26 03:11:59 PM PDT 24 11155918602 ps
T780 /workspace/coverage/default/3.sram_ctrl_partial_access.2437970146 Mar 26 02:57:30 PM PDT 24 Mar 26 02:58:14 PM PDT 24 528424439 ps
T781 /workspace/coverage/default/38.sram_ctrl_partial_access.2071648735 Mar 26 02:58:55 PM PDT 24 Mar 26 02:59:15 PM PDT 24 1024273448 ps
T782 /workspace/coverage/default/35.sram_ctrl_lc_escalation.3780674842 Mar 26 02:58:40 PM PDT 24 Mar 26 02:58:43 PM PDT 24 225648643 ps
T783 /workspace/coverage/default/33.sram_ctrl_multiple_keys.1215697608 Mar 26 02:58:31 PM PDT 24 Mar 26 03:13:05 PM PDT 24 38771650477 ps
T784 /workspace/coverage/default/48.sram_ctrl_regwen.1037327727 Mar 26 02:59:42 PM PDT 24 Mar 26 03:10:34 PM PDT 24 4194444010 ps
T785 /workspace/coverage/default/23.sram_ctrl_lc_escalation.13879727 Mar 26 02:58:16 PM PDT 24 Mar 26 02:58:21 PM PDT 24 799350478 ps
T786 /workspace/coverage/default/49.sram_ctrl_ram_cfg.1584926448 Mar 26 02:59:49 PM PDT 24 Mar 26 02:59:50 PM PDT 24 122780746 ps
T787 /workspace/coverage/default/18.sram_ctrl_stress_all.3430545320 Mar 26 02:58:10 PM PDT 24 Mar 26 03:27:07 PM PDT 24 96563199203 ps
T788 /workspace/coverage/default/46.sram_ctrl_access_during_key_req.1090574686 Mar 26 02:59:27 PM PDT 24 Mar 26 03:10:49 PM PDT 24 8160110047 ps
T789 /workspace/coverage/default/6.sram_ctrl_lc_escalation.36160267 Mar 26 02:57:29 PM PDT 24 Mar 26 02:57:38 PM PDT 24 3314819533 ps
T790 /workspace/coverage/default/31.sram_ctrl_bijection.742950327 Mar 26 02:58:22 PM PDT 24 Mar 26 02:59:16 PM PDT 24 4951384808 ps
T791 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.358860049 Mar 26 02:58:02 PM PDT 24 Mar 26 02:58:24 PM PDT 24 96332558 ps
T792 /workspace/coverage/default/19.sram_ctrl_multiple_keys.1596074295 Mar 26 02:58:04 PM PDT 24 Mar 26 03:11:48 PM PDT 24 4825503167 ps
T793 /workspace/coverage/default/39.sram_ctrl_executable.3692277608 Mar 26 02:59:04 PM PDT 24 Mar 26 03:06:55 PM PDT 24 14283912428 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%