Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.08 99.81 96.99 100.00 100.00 98.57 99.70 98.52


Total test records in report: 1024
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T548 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.3879027410 May 12 12:58:21 PM PDT 24 May 12 12:58:26 PM PDT 24 756117060 ps
T549 /workspace/coverage/default/41.sram_ctrl_mem_partial_access.75309973 May 12 12:59:52 PM PDT 24 May 12 12:59:55 PM PDT 24 113324762 ps
T550 /workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.108038616 May 12 12:58:59 PM PDT 24 May 12 12:59:10 PM PDT 24 435037325 ps
T551 /workspace/coverage/default/22.sram_ctrl_lc_escalation.86893055 May 12 12:58:54 PM PDT 24 May 12 12:59:00 PM PDT 24 1724553632 ps
T552 /workspace/coverage/default/16.sram_ctrl_stress_pipeline.1063639514 May 12 12:58:54 PM PDT 24 May 12 01:01:29 PM PDT 24 12190346242 ps
T553 /workspace/coverage/default/30.sram_ctrl_partial_access_b2b.1235678022 May 12 12:59:15 PM PDT 24 May 12 01:07:15 PM PDT 24 84499063279 ps
T554 /workspace/coverage/default/5.sram_ctrl_access_during_key_req.2897300569 May 12 12:58:23 PM PDT 24 May 12 01:04:12 PM PDT 24 13908989708 ps
T555 /workspace/coverage/default/0.sram_ctrl_partial_access_b2b.1156021545 May 12 12:58:13 PM PDT 24 May 12 01:04:18 PM PDT 24 17964653905 ps
T556 /workspace/coverage/default/11.sram_ctrl_max_throughput.3398795888 May 12 12:58:30 PM PDT 24 May 12 12:59:05 PM PDT 24 958127363 ps
T557 /workspace/coverage/default/16.sram_ctrl_stress_all.2745706251 May 12 12:58:45 PM PDT 24 May 12 01:20:45 PM PDT 24 59934240464 ps
T558 /workspace/coverage/default/31.sram_ctrl_smoke.1360383986 May 12 12:59:12 PM PDT 24 May 12 12:59:17 PM PDT 24 203951628 ps
T559 /workspace/coverage/default/42.sram_ctrl_mem_partial_access.209994956 May 12 12:59:57 PM PDT 24 May 12 01:00:03 PM PDT 24 295392125 ps
T560 /workspace/coverage/default/9.sram_ctrl_multiple_keys.471440861 May 12 12:58:37 PM PDT 24 May 12 01:28:29 PM PDT 24 3021752878 ps
T561 /workspace/coverage/default/43.sram_ctrl_mem_partial_access.2436527353 May 12 01:00:04 PM PDT 24 May 12 01:00:09 PM PDT 24 69725869 ps
T562 /workspace/coverage/default/49.sram_ctrl_stress_all.676044467 May 12 01:00:43 PM PDT 24 May 12 01:22:48 PM PDT 24 6772222806 ps
T563 /workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.2128641286 May 12 12:58:30 PM PDT 24 May 12 01:04:37 PM PDT 24 4672104618 ps
T564 /workspace/coverage/default/27.sram_ctrl_smoke.102306259 May 12 12:58:59 PM PDT 24 May 12 01:01:08 PM PDT 24 679363099 ps
T565 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.1662206803 May 12 12:58:48 PM PDT 24 May 12 01:03:07 PM PDT 24 5594376197 ps
T566 /workspace/coverage/default/13.sram_ctrl_stress_all.1497075923 May 12 12:58:42 PM PDT 24 May 12 01:46:18 PM PDT 24 115466721875 ps
T567 /workspace/coverage/default/47.sram_ctrl_max_throughput.2572341835 May 12 01:00:26 PM PDT 24 May 12 01:01:34 PM PDT 24 110199875 ps
T568 /workspace/coverage/default/9.sram_ctrl_max_throughput.2894557842 May 12 12:58:18 PM PDT 24 May 12 12:58:20 PM PDT 24 147338068 ps
T569 /workspace/coverage/default/23.sram_ctrl_multiple_keys.1590460097 May 12 12:59:02 PM PDT 24 May 12 01:22:30 PM PDT 24 70963630428 ps
T570 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.2274512867 May 12 12:59:12 PM PDT 24 May 12 01:04:13 PM PDT 24 46625608657 ps
T571 /workspace/coverage/default/34.sram_ctrl_lc_escalation.75731164 May 12 12:59:29 PM PDT 24 May 12 12:59:38 PM PDT 24 1454805253 ps
T572 /workspace/coverage/default/3.sram_ctrl_executable.124589617 May 12 12:58:20 PM PDT 24 May 12 01:09:28 PM PDT 24 64621790143 ps
T573 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.3432539024 May 12 12:58:10 PM PDT 24 May 12 12:58:18 PM PDT 24 865956636 ps
T76 /workspace/coverage/default/15.sram_ctrl_mem_partial_access.2031017440 May 12 12:58:48 PM PDT 24 May 12 12:58:51 PM PDT 24 182095740 ps
T574 /workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.219042964 May 12 12:58:09 PM PDT 24 May 12 12:58:12 PM PDT 24 73841174 ps
T575 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.951589840 May 12 12:58:13 PM PDT 24 May 12 01:10:33 PM PDT 24 9832913513 ps
T576 /workspace/coverage/default/28.sram_ctrl_alert_test.4227197180 May 12 12:59:09 PM PDT 24 May 12 12:59:11 PM PDT 24 41935044 ps
T577 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.3779175862 May 12 12:58:37 PM PDT 24 May 12 01:02:02 PM PDT 24 2188982385 ps
T578 /workspace/coverage/default/33.sram_ctrl_access_during_key_req.1709177867 May 12 12:59:25 PM PDT 24 May 12 01:27:49 PM PDT 24 32671083084 ps
T579 /workspace/coverage/default/26.sram_ctrl_mem_walk.636447090 May 12 12:59:08 PM PDT 24 May 12 12:59:14 PM PDT 24 75952633 ps
T580 /workspace/coverage/default/45.sram_ctrl_lc_escalation.2721497558 May 12 01:00:15 PM PDT 24 May 12 01:00:20 PM PDT 24 2908711430 ps
T581 /workspace/coverage/default/0.sram_ctrl_alert_test.64239569 May 12 12:58:14 PM PDT 24 May 12 12:58:16 PM PDT 24 14152304 ps
T582 /workspace/coverage/default/49.sram_ctrl_smoke.1855885513 May 12 01:00:31 PM PDT 24 May 12 01:00:34 PM PDT 24 220482239 ps
T583 /workspace/coverage/default/33.sram_ctrl_ram_cfg.2981881899 May 12 12:59:32 PM PDT 24 May 12 12:59:33 PM PDT 24 232079351 ps
T584 /workspace/coverage/default/43.sram_ctrl_stress_all.3215145278 May 12 01:00:07 PM PDT 24 May 12 01:52:46 PM PDT 24 268965327051 ps
T585 /workspace/coverage/default/22.sram_ctrl_stress_pipeline.517739952 May 12 12:59:04 PM PDT 24 May 12 01:04:11 PM PDT 24 13216626593 ps
T586 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.4230195670 May 12 12:59:04 PM PDT 24 May 12 01:01:47 PM PDT 24 155666728 ps
T587 /workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.2179254781 May 12 12:58:22 PM PDT 24 May 12 12:59:22 PM PDT 24 762502815 ps
T588 /workspace/coverage/default/41.sram_ctrl_executable.1394545080 May 12 12:59:53 PM PDT 24 May 12 01:15:07 PM PDT 24 18873479442 ps
T589 /workspace/coverage/default/41.sram_ctrl_smoke.3416735015 May 12 12:59:50 PM PDT 24 May 12 12:59:55 PM PDT 24 1391363941 ps
T590 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.553627937 May 12 12:58:18 PM PDT 24 May 12 01:06:50 PM PDT 24 68365925466 ps
T591 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.2058564856 May 12 01:00:30 PM PDT 24 May 12 01:03:25 PM PDT 24 1322663938 ps
T592 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.384837729 May 12 01:00:10 PM PDT 24 May 12 01:02:13 PM PDT 24 289706888 ps
T593 /workspace/coverage/default/30.sram_ctrl_max_throughput.345562825 May 12 12:59:10 PM PDT 24 May 12 12:59:55 PM PDT 24 1686567424 ps
T97 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.4001017586 May 12 12:59:29 PM PDT 24 May 12 01:00:40 PM PDT 24 2745505725 ps
T594 /workspace/coverage/default/16.sram_ctrl_lc_escalation.3549278385 May 12 12:58:43 PM PDT 24 May 12 12:58:48 PM PDT 24 1114381629 ps
T595 /workspace/coverage/default/45.sram_ctrl_partial_access.3228409476 May 12 01:00:11 PM PDT 24 May 12 01:00:22 PM PDT 24 1862282210 ps
T596 /workspace/coverage/default/22.sram_ctrl_partial_access_b2b.2687360020 May 12 12:58:55 PM PDT 24 May 12 01:04:49 PM PDT 24 13663483879 ps
T597 /workspace/coverage/default/44.sram_ctrl_stress_all.3691205590 May 12 01:00:11 PM PDT 24 May 12 02:06:04 PM PDT 24 154714504839 ps
T598 /workspace/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.3340897644 May 12 12:58:44 PM PDT 24 May 12 12:59:10 PM PDT 24 714448493 ps
T599 /workspace/coverage/default/46.sram_ctrl_mem_walk.1715888862 May 12 01:00:17 PM PDT 24 May 12 01:00:23 PM PDT 24 951900904 ps
T600 /workspace/coverage/default/16.sram_ctrl_regwen.832883088 May 12 12:58:49 PM PDT 24 May 12 01:15:58 PM PDT 24 22213616468 ps
T601 /workspace/coverage/default/43.sram_ctrl_executable.4226640882 May 12 01:00:02 PM PDT 24 May 12 01:10:05 PM PDT 24 12350663549 ps
T602 /workspace/coverage/default/11.sram_ctrl_stress_pipeline.3207026324 May 12 12:58:32 PM PDT 24 May 12 01:00:38 PM PDT 24 1324861841 ps
T603 /workspace/coverage/default/20.sram_ctrl_smoke.4149494784 May 12 12:58:55 PM PDT 24 May 12 12:58:59 PM PDT 24 256390357 ps
T604 /workspace/coverage/default/39.sram_ctrl_lc_escalation.831441190 May 12 12:59:48 PM PDT 24 May 12 12:59:55 PM PDT 24 510673242 ps
T605 /workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.1666984801 May 12 12:58:36 PM PDT 24 May 12 01:03:27 PM PDT 24 2886011893 ps
T98 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.2010382910 May 12 12:58:09 PM PDT 24 May 12 01:01:12 PM PDT 24 7688903161 ps
T606 /workspace/coverage/default/25.sram_ctrl_stress_all.2508933090 May 12 12:59:02 PM PDT 24 May 12 02:32:46 PM PDT 24 321600492145 ps
T607 /workspace/coverage/default/16.sram_ctrl_ram_cfg.1918198743 May 12 12:58:53 PM PDT 24 May 12 12:58:55 PM PDT 24 29928809 ps
T608 /workspace/coverage/default/23.sram_ctrl_stress_pipeline.2837769535 May 12 12:58:58 PM PDT 24 May 12 01:03:02 PM PDT 24 10562071130 ps
T609 /workspace/coverage/default/27.sram_ctrl_max_throughput.498674560 May 12 12:59:14 PM PDT 24 May 12 12:59:47 PM PDT 24 88174075 ps
T610 /workspace/coverage/default/22.sram_ctrl_max_throughput.1456030798 May 12 12:59:06 PM PDT 24 May 12 12:59:23 PM PDT 24 291547219 ps
T611 /workspace/coverage/default/34.sram_ctrl_bijection.3106656025 May 12 12:59:28 PM PDT 24 May 12 01:00:24 PM PDT 24 1686465942 ps
T612 /workspace/coverage/default/2.sram_ctrl_alert_test.2627070451 May 12 12:58:16 PM PDT 24 May 12 12:58:18 PM PDT 24 12930598 ps
T613 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.158382668 May 12 12:59:31 PM PDT 24 May 12 01:04:56 PM PDT 24 19368432403 ps
T614 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.2884817017 May 12 12:59:03 PM PDT 24 May 12 12:59:09 PM PDT 24 169652393 ps
T615 /workspace/coverage/default/3.sram_ctrl_lc_escalation.3127740991 May 12 12:58:13 PM PDT 24 May 12 12:58:24 PM PDT 24 893656624 ps
T616 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.1220349690 May 12 12:58:25 PM PDT 24 May 12 12:58:29 PM PDT 24 329024710 ps
T617 /workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.2077246121 May 12 12:59:01 PM PDT 24 May 12 01:00:09 PM PDT 24 467689405 ps
T618 /workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.4043455664 May 12 12:58:57 PM PDT 24 May 12 01:07:46 PM PDT 24 5923566499 ps
T619 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.2208632978 May 12 01:00:23 PM PDT 24 May 12 01:00:25 PM PDT 24 190348068 ps
T620 /workspace/coverage/default/34.sram_ctrl_regwen.1819020599 May 12 12:59:31 PM PDT 24 May 12 01:15:23 PM PDT 24 22822173117 ps
T621 /workspace/coverage/default/33.sram_ctrl_bijection.238686978 May 12 12:59:31 PM PDT 24 May 12 01:00:07 PM PDT 24 2389494498 ps
T622 /workspace/coverage/default/41.sram_ctrl_max_throughput.2575139125 May 12 12:59:50 PM PDT 24 May 12 01:01:00 PM PDT 24 1009175975 ps
T623 /workspace/coverage/default/19.sram_ctrl_partial_access.1271127283 May 12 12:58:58 PM PDT 24 May 12 12:59:01 PM PDT 24 296264211 ps
T624 /workspace/coverage/default/32.sram_ctrl_alert_test.411119918 May 12 12:59:31 PM PDT 24 May 12 12:59:32 PM PDT 24 21382808 ps
T625 /workspace/coverage/default/24.sram_ctrl_max_throughput.1966541414 May 12 12:58:59 PM PDT 24 May 12 12:59:02 PM PDT 24 64605201 ps
T626 /workspace/coverage/default/18.sram_ctrl_access_during_key_req.1902253641 May 12 12:58:50 PM PDT 24 May 12 01:06:22 PM PDT 24 6805678226 ps
T627 /workspace/coverage/default/11.sram_ctrl_mem_walk.455736629 May 12 12:58:40 PM PDT 24 May 12 12:58:45 PM PDT 24 932468595 ps
T628 /workspace/coverage/default/48.sram_ctrl_bijection.276390620 May 12 01:00:25 PM PDT 24 May 12 01:01:05 PM PDT 24 6972155670 ps
T629 /workspace/coverage/default/41.sram_ctrl_alert_test.558811040 May 12 12:59:56 PM PDT 24 May 12 12:59:57 PM PDT 24 31344181 ps
T630 /workspace/coverage/default/37.sram_ctrl_lc_escalation.779751085 May 12 12:59:40 PM PDT 24 May 12 12:59:41 PM PDT 24 48668815 ps
T631 /workspace/coverage/default/29.sram_ctrl_max_throughput.863259381 May 12 12:59:14 PM PDT 24 May 12 12:59:16 PM PDT 24 144385579 ps
T632 /workspace/coverage/default/3.sram_ctrl_mem_walk.3258680533 May 12 12:58:28 PM PDT 24 May 12 12:58:34 PM PDT 24 1268441587 ps
T633 /workspace/coverage/default/12.sram_ctrl_bijection.800733358 May 12 12:58:36 PM PDT 24 May 12 12:59:37 PM PDT 24 2191547123 ps
T634 /workspace/coverage/default/22.sram_ctrl_executable.293564844 May 12 12:59:04 PM PDT 24 May 12 01:00:14 PM PDT 24 16914351652 ps
T635 /workspace/coverage/default/29.sram_ctrl_lc_escalation.1596513742 May 12 12:59:07 PM PDT 24 May 12 12:59:14 PM PDT 24 1642403212 ps
T636 /workspace/coverage/default/47.sram_ctrl_bijection.3222000618 May 12 01:00:22 PM PDT 24 May 12 01:01:34 PM PDT 24 18936479994 ps
T637 /workspace/coverage/default/17.sram_ctrl_max_throughput.3894260685 May 12 12:58:53 PM PDT 24 May 12 12:59:01 PM PDT 24 215847087 ps
T638 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.2554795657 May 12 01:00:33 PM PDT 24 May 12 01:00:39 PM PDT 24 725508989 ps
T639 /workspace/coverage/default/26.sram_ctrl_ram_cfg.3876216004 May 12 12:59:02 PM PDT 24 May 12 12:59:04 PM PDT 24 38077856 ps
T640 /workspace/coverage/default/3.sram_ctrl_ram_cfg.2665204092 May 12 12:58:09 PM PDT 24 May 12 12:58:13 PM PDT 24 45859697 ps
T641 /workspace/coverage/default/29.sram_ctrl_stress_all.3362185439 May 12 12:59:17 PM PDT 24 May 12 01:19:39 PM PDT 24 72587853438 ps
T642 /workspace/coverage/default/3.sram_ctrl_access_during_key_req.3401354442 May 12 12:58:11 PM PDT 24 May 12 01:03:39 PM PDT 24 2644851752 ps
T643 /workspace/coverage/default/26.sram_ctrl_lc_escalation.528456647 May 12 12:59:01 PM PDT 24 May 12 12:59:05 PM PDT 24 184754579 ps
T644 /workspace/coverage/default/26.sram_ctrl_partial_access.2862305767 May 12 12:59:07 PM PDT 24 May 12 12:59:13 PM PDT 24 434094360 ps
T645 /workspace/coverage/default/45.sram_ctrl_max_throughput.4154581110 May 12 01:00:15 PM PDT 24 May 12 01:01:00 PM PDT 24 355683874 ps
T646 /workspace/coverage/default/0.sram_ctrl_partial_access.2067425056 May 12 12:58:06 PM PDT 24 May 12 12:59:27 PM PDT 24 172160716 ps
T647 /workspace/coverage/default/37.sram_ctrl_mem_walk.2528337276 May 12 12:59:39 PM PDT 24 May 12 12:59:45 PM PDT 24 449577985 ps
T648 /workspace/coverage/default/7.sram_ctrl_ram_cfg.1622287321 May 12 12:58:25 PM PDT 24 May 12 12:58:27 PM PDT 24 29710586 ps
T649 /workspace/coverage/default/45.sram_ctrl_bijection.2391358739 May 12 01:00:10 PM PDT 24 May 12 01:00:53 PM PDT 24 2036699787 ps
T650 /workspace/coverage/default/20.sram_ctrl_ram_cfg.3807465160 May 12 12:58:56 PM PDT 24 May 12 12:58:57 PM PDT 24 30489203 ps
T651 /workspace/coverage/default/42.sram_ctrl_bijection.1489541983 May 12 12:59:55 PM PDT 24 May 12 01:00:20 PM PDT 24 408389330 ps
T652 /workspace/coverage/default/2.sram_ctrl_smoke.1229958265 May 12 12:58:15 PM PDT 24 May 12 01:00:26 PM PDT 24 487734468 ps
T653 /workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.261482253 May 12 12:59:00 PM PDT 24 May 12 01:00:24 PM PDT 24 250502936 ps
T654 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.2285015820 May 12 01:00:18 PM PDT 24 May 12 01:01:16 PM PDT 24 240030707 ps
T655 /workspace/coverage/default/6.sram_ctrl_partial_access.2728334130 May 12 12:58:09 PM PDT 24 May 12 12:58:40 PM PDT 24 1616020788 ps
T656 /workspace/coverage/default/27.sram_ctrl_executable.1992491216 May 12 12:59:01 PM PDT 24 May 12 01:02:20 PM PDT 24 3780913011 ps
T657 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.3886612264 May 12 12:59:41 PM PDT 24 May 12 01:04:18 PM PDT 24 24126715614 ps
T658 /workspace/coverage/default/6.sram_ctrl_regwen.2333786945 May 12 12:58:29 PM PDT 24 May 12 01:05:26 PM PDT 24 30689833667 ps
T659 /workspace/coverage/default/31.sram_ctrl_regwen.3090078104 May 12 12:59:17 PM PDT 24 May 12 01:01:44 PM PDT 24 10292151342 ps
T660 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.688848558 May 12 12:59:29 PM PDT 24 May 12 01:00:55 PM PDT 24 939211829 ps
T661 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.675263885 May 12 12:59:06 PM PDT 24 May 12 01:07:43 PM PDT 24 947478230 ps
T662 /workspace/coverage/default/46.sram_ctrl_regwen.371711695 May 12 01:00:20 PM PDT 24 May 12 01:04:13 PM PDT 24 1764872141 ps
T663 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.205256917 May 12 12:59:49 PM PDT 24 May 12 01:00:47 PM PDT 24 502505897 ps
T664 /workspace/coverage/default/26.sram_ctrl_stress_all.2311749956 May 12 12:59:05 PM PDT 24 May 12 01:35:08 PM PDT 24 30651023638 ps
T665 /workspace/coverage/default/47.sram_ctrl_stress_all.1322034961 May 12 01:00:26 PM PDT 24 May 12 02:31:05 PM PDT 24 768617959874 ps
T666 /workspace/coverage/default/24.sram_ctrl_smoke.1653278901 May 12 12:59:02 PM PDT 24 May 12 12:59:48 PM PDT 24 422363035 ps
T667 /workspace/coverage/default/47.sram_ctrl_partial_access.865618245 May 12 01:00:22 PM PDT 24 May 12 01:01:21 PM PDT 24 562357069 ps
T668 /workspace/coverage/default/41.sram_ctrl_regwen.2037608164 May 12 12:59:50 PM PDT 24 May 12 01:35:17 PM PDT 24 14345778395 ps
T669 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.511716703 May 12 12:58:19 PM PDT 24 May 12 01:03:28 PM PDT 24 4380407864 ps
T670 /workspace/coverage/default/31.sram_ctrl_stress_all.2084532031 May 12 12:59:20 PM PDT 24 May 12 01:07:07 PM PDT 24 43141175630 ps
T671 /workspace/coverage/default/14.sram_ctrl_ram_cfg.2567796447 May 12 12:58:47 PM PDT 24 May 12 12:58:48 PM PDT 24 28753502 ps
T672 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.1082543321 May 12 12:58:52 PM PDT 24 May 12 12:58:57 PM PDT 24 249407650 ps
T673 /workspace/coverage/default/9.sram_ctrl_mem_walk.854575281 May 12 12:58:33 PM PDT 24 May 12 12:58:42 PM PDT 24 272922448 ps
T674 /workspace/coverage/default/12.sram_ctrl_partial_access.797317013 May 12 12:58:37 PM PDT 24 May 12 01:00:14 PM PDT 24 2327788193 ps
T32 /workspace/coverage/default/0.sram_ctrl_sec_cm.436063408 May 12 12:58:20 PM PDT 24 May 12 12:58:24 PM PDT 24 1689289031 ps
T675 /workspace/coverage/default/14.sram_ctrl_partial_access.2988514420 May 12 12:58:31 PM PDT 24 May 12 12:58:46 PM PDT 24 439044040 ps
T676 /workspace/coverage/default/3.sram_ctrl_regwen.1941306756 May 12 12:58:23 PM PDT 24 May 12 01:09:04 PM PDT 24 11196544876 ps
T677 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.1206114488 May 12 12:58:37 PM PDT 24 May 12 01:01:58 PM PDT 24 3867685141 ps
T678 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.3790150606 May 12 12:58:47 PM PDT 24 May 12 12:58:53 PM PDT 24 57190575 ps
T679 /workspace/coverage/default/17.sram_ctrl_multiple_keys.3068682778 May 12 12:58:46 PM PDT 24 May 12 01:20:47 PM PDT 24 16908738855 ps
T680 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.62558948 May 12 12:59:28 PM PDT 24 May 12 12:59:36 PM PDT 24 242874004 ps
T681 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.1445499432 May 12 12:59:38 PM PDT 24 May 12 12:59:44 PM PDT 24 598978313 ps
T682 /workspace/coverage/default/11.sram_ctrl_multiple_keys.224812162 May 12 12:58:27 PM PDT 24 May 12 01:08:50 PM PDT 24 38517159386 ps
T683 /workspace/coverage/default/6.sram_ctrl_bijection.1174593933 May 12 12:58:26 PM PDT 24 May 12 12:59:12 PM PDT 24 2231060108 ps
T684 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.1157087557 May 12 12:58:55 PM PDT 24 May 12 12:59:55 PM PDT 24 719695419 ps
T685 /workspace/coverage/default/48.sram_ctrl_multiple_keys.2182470182 May 12 01:00:27 PM PDT 24 May 12 01:16:14 PM PDT 24 35116815782 ps
T686 /workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.921451945 May 12 01:00:27 PM PDT 24 May 12 01:02:23 PM PDT 24 271515017 ps
T687 /workspace/coverage/default/8.sram_ctrl_bijection.4088832847 May 12 12:58:20 PM PDT 24 May 12 12:59:27 PM PDT 24 2962750730 ps
T688 /workspace/coverage/default/3.sram_ctrl_stress_all.3944477632 May 12 12:58:15 PM PDT 24 May 12 01:43:49 PM PDT 24 10463227972 ps
T689 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.1168139353 May 12 12:59:32 PM PDT 24 May 12 01:00:29 PM PDT 24 117932583 ps
T690 /workspace/coverage/default/8.sram_ctrl_ram_cfg.832708087 May 12 12:58:29 PM PDT 24 May 12 12:58:30 PM PDT 24 29889155 ps
T691 /workspace/coverage/default/47.sram_ctrl_regwen.4262162136 May 12 01:00:22 PM PDT 24 May 12 01:01:48 PM PDT 24 2029703999 ps
T692 /workspace/coverage/default/41.sram_ctrl_bijection.4236345069 May 12 12:59:49 PM PDT 24 May 12 01:00:44 PM PDT 24 7939163370 ps
T693 /workspace/coverage/default/1.sram_ctrl_regwen.850452188 May 12 12:58:18 PM PDT 24 May 12 01:09:33 PM PDT 24 2901455858 ps
T694 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.199167185 May 12 12:58:19 PM PDT 24 May 12 12:58:38 PM PDT 24 321666322 ps
T695 /workspace/coverage/default/13.sram_ctrl_multiple_keys.2822531446 May 12 12:58:44 PM PDT 24 May 12 01:11:41 PM PDT 24 42561439545 ps
T99 /workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.4084392190 May 12 12:59:39 PM PDT 24 May 12 12:59:46 PM PDT 24 162403591 ps
T696 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.2648200898 May 12 12:59:49 PM PDT 24 May 12 01:01:53 PM PDT 24 231719455 ps
T697 /workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.2287725120 May 12 12:58:19 PM PDT 24 May 12 12:59:45 PM PDT 24 3193080955 ps
T698 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.786224731 May 12 12:59:29 PM PDT 24 May 12 12:59:35 PM PDT 24 1600984183 ps
T100 /workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.2261247672 May 12 12:58:21 PM PDT 24 May 12 01:00:33 PM PDT 24 1552724533 ps
T699 /workspace/coverage/default/34.sram_ctrl_partial_access.467154144 May 12 12:59:28 PM PDT 24 May 12 01:01:15 PM PDT 24 204627371 ps
T700 /workspace/coverage/default/16.sram_ctrl_max_throughput.2573969164 May 12 12:58:49 PM PDT 24 May 12 12:59:38 PM PDT 24 154516475 ps
T701 /workspace/coverage/default/1.sram_ctrl_alert_test.1228576496 May 12 12:58:14 PM PDT 24 May 12 12:58:16 PM PDT 24 25222694 ps
T702 /workspace/coverage/default/10.sram_ctrl_partial_access.2524727919 May 12 12:58:23 PM PDT 24 May 12 12:58:25 PM PDT 24 74409546 ps
T703 /workspace/coverage/default/0.sram_ctrl_ram_cfg.3145107393 May 12 12:58:10 PM PDT 24 May 12 12:58:13 PM PDT 24 47582490 ps
T704 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.2558347624 May 12 12:59:31 PM PDT 24 May 12 01:00:42 PM PDT 24 1652583196 ps
T705 /workspace/coverage/default/39.sram_ctrl_ram_cfg.1896101650 May 12 12:59:45 PM PDT 24 May 12 12:59:46 PM PDT 24 50790217 ps
T706 /workspace/coverage/default/26.sram_ctrl_alert_test.1252170658 May 12 12:58:58 PM PDT 24 May 12 12:59:00 PM PDT 24 12048527 ps
T707 /workspace/coverage/default/30.sram_ctrl_mem_partial_access.3005277349 May 12 12:59:11 PM PDT 24 May 12 12:59:14 PM PDT 24 172686910 ps
T708 /workspace/coverage/default/0.sram_ctrl_lc_escalation.2836536354 May 12 12:58:09 PM PDT 24 May 12 12:58:17 PM PDT 24 903873410 ps
T709 /workspace/coverage/default/20.sram_ctrl_access_during_key_req.142654828 May 12 12:58:58 PM PDT 24 May 12 01:06:47 PM PDT 24 1966397307 ps
T710 /workspace/coverage/default/44.sram_ctrl_smoke.2528001641 May 12 01:00:13 PM PDT 24 May 12 01:00:21 PM PDT 24 644195739 ps
T711 /workspace/coverage/default/21.sram_ctrl_bijection.813824983 May 12 12:59:07 PM PDT 24 May 12 01:00:09 PM PDT 24 12657631222 ps
T712 /workspace/coverage/default/33.sram_ctrl_smoke.1947876618 May 12 12:59:25 PM PDT 24 May 12 01:00:08 PM PDT 24 191146318 ps
T713 /workspace/coverage/default/22.sram_ctrl_mem_walk.3151218626 May 12 12:58:57 PM PDT 24 May 12 12:59:07 PM PDT 24 256865581 ps
T714 /workspace/coverage/default/34.sram_ctrl_smoke.2086220195 May 12 12:59:31 PM PDT 24 May 12 01:01:18 PM PDT 24 814507306 ps
T715 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.2098865095 May 12 12:59:03 PM PDT 24 May 12 12:59:09 PM PDT 24 244264518 ps
T716 /workspace/coverage/default/10.sram_ctrl_stress_all.2434213238 May 12 12:58:36 PM PDT 24 May 12 01:16:26 PM PDT 24 57556849598 ps
T717 /workspace/coverage/default/33.sram_ctrl_mem_walk.800428888 May 12 12:59:29 PM PDT 24 May 12 12:59:34 PM PDT 24 89597921 ps
T718 /workspace/coverage/default/1.sram_ctrl_ram_cfg.3283626798 May 12 12:58:16 PM PDT 24 May 12 12:58:18 PM PDT 24 155801983 ps
T719 /workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.517387604 May 12 12:58:12 PM PDT 24 May 12 12:58:17 PM PDT 24 59748138 ps
T720 /workspace/coverage/default/29.sram_ctrl_ram_cfg.3826857220 May 12 12:59:08 PM PDT 24 May 12 12:59:09 PM PDT 24 46942641 ps
T721 /workspace/coverage/default/19.sram_ctrl_executable.2761297128 May 12 12:58:55 PM PDT 24 May 12 01:12:15 PM PDT 24 3938538535 ps
T722 /workspace/coverage/default/17.sram_ctrl_ram_cfg.1657055518 May 12 12:58:55 PM PDT 24 May 12 12:58:57 PM PDT 24 51848343 ps
T723 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.892927292 May 12 12:58:45 PM PDT 24 May 12 12:58:50 PM PDT 24 63732904 ps
T101 /workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.4205761388 May 12 12:59:49 PM PDT 24 May 12 01:00:05 PM PDT 24 825502742 ps
T724 /workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.2914202383 May 12 12:58:13 PM PDT 24 May 12 12:58:27 PM PDT 24 73818465 ps
T725 /workspace/coverage/default/31.sram_ctrl_partial_access_b2b.2906619690 May 12 12:59:18 PM PDT 24 May 12 01:06:20 PM PDT 24 28110985931 ps
T726 /workspace/coverage/default/13.sram_ctrl_alert_test.3389796449 May 12 12:58:44 PM PDT 24 May 12 12:58:46 PM PDT 24 12790034 ps
T727 /workspace/coverage/default/19.sram_ctrl_ram_cfg.2438624071 May 12 12:58:58 PM PDT 24 May 12 12:59:00 PM PDT 24 74611382 ps
T728 /workspace/coverage/default/39.sram_ctrl_stress_all.172804346 May 12 12:59:49 PM PDT 24 May 12 01:24:00 PM PDT 24 21800344234 ps
T729 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.21089216 May 12 01:00:08 PM PDT 24 May 12 01:04:31 PM PDT 24 7134743201 ps
T730 /workspace/coverage/default/40.sram_ctrl_mem_walk.3495516310 May 12 12:59:47 PM PDT 24 May 12 12:59:53 PM PDT 24 357081276 ps
T731 /workspace/coverage/default/7.sram_ctrl_partial_access.3952302908 May 12 12:58:17 PM PDT 24 May 12 12:58:33 PM PDT 24 298583014 ps
T732 /workspace/coverage/default/11.sram_ctrl_bijection.3684545406 May 12 12:58:26 PM PDT 24 May 12 12:59:38 PM PDT 24 18922530698 ps
T733 /workspace/coverage/default/46.sram_ctrl_partial_access.3683260240 May 12 01:00:21 PM PDT 24 May 12 01:00:37 PM PDT 24 331390354 ps
T734 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.448238758 May 12 12:58:52 PM PDT 24 May 12 01:07:44 PM PDT 24 2671121637 ps
T735 /workspace/coverage/default/48.sram_ctrl_alert_test.4206616761 May 12 01:00:30 PM PDT 24 May 12 01:00:32 PM PDT 24 13469467 ps
T736 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.352732427 May 12 12:59:44 PM PDT 24 May 12 01:00:04 PM PDT 24 222160906 ps
T102 /workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.3374248631 May 12 12:59:18 PM PDT 24 May 12 01:00:17 PM PDT 24 1665361277 ps
T737 /workspace/coverage/default/47.sram_ctrl_stress_pipeline.829416627 May 12 01:00:23 PM PDT 24 May 12 01:03:35 PM PDT 24 7902005091 ps
T738 /workspace/coverage/default/43.sram_ctrl_regwen.721417059 May 12 01:00:03 PM PDT 24 May 12 01:06:04 PM PDT 24 11523640617 ps
T739 /workspace/coverage/default/48.sram_ctrl_regwen.3278522955 May 12 01:00:28 PM PDT 24 May 12 01:18:26 PM PDT 24 15959958155 ps
T740 /workspace/coverage/default/1.sram_ctrl_stress_pipeline.1348089980 May 12 12:58:20 PM PDT 24 May 12 01:01:50 PM PDT 24 9527195871 ps
T741 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.4258514132 May 12 12:58:27 PM PDT 24 May 12 01:03:39 PM PDT 24 13670377758 ps
T742 /workspace/coverage/default/13.sram_ctrl_smoke.2833881232 May 12 12:58:20 PM PDT 24 May 12 12:58:30 PM PDT 24 597181457 ps
T743 /workspace/coverage/default/29.sram_ctrl_alert_test.2187704476 May 12 12:59:12 PM PDT 24 May 12 12:59:14 PM PDT 24 33620105 ps
T744 /workspace/coverage/default/6.sram_ctrl_mem_walk.1742267722 May 12 12:58:23 PM PDT 24 May 12 12:58:32 PM PDT 24 503197043 ps
T745 /workspace/coverage/default/19.sram_ctrl_stress_all.239646719 May 12 12:58:55 PM PDT 24 May 12 01:25:11 PM PDT 24 29101670428 ps
T746 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.3337573587 May 12 12:58:48 PM PDT 24 May 12 12:58:54 PM PDT 24 722169014 ps
T747 /workspace/coverage/default/13.sram_ctrl_bijection.571508506 May 12 12:58:31 PM PDT 24 May 12 12:59:46 PM PDT 24 11036474361 ps
T748 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.2062609192 May 12 12:59:55 PM PDT 24 May 12 01:04:42 PM PDT 24 12843499059 ps
T749 /workspace/coverage/default/6.sram_ctrl_max_throughput.297345920 May 12 12:58:43 PM PDT 24 May 12 12:58:55 PM PDT 24 104925331 ps
T750 /workspace/coverage/default/8.sram_ctrl_multiple_keys.990937307 May 12 12:58:20 PM PDT 24 May 12 01:17:25 PM PDT 24 3312782561 ps
T751 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.3593318944 May 12 12:59:12 PM PDT 24 May 12 01:01:52 PM PDT 24 4235719358 ps
T752 /workspace/coverage/default/43.sram_ctrl_ram_cfg.2535935840 May 12 01:00:03 PM PDT 24 May 12 01:00:04 PM PDT 24 28746889 ps
T753 /workspace/coverage/default/7.sram_ctrl_multiple_keys.958312819 May 12 12:58:22 PM PDT 24 May 12 01:18:43 PM PDT 24 176489291232 ps
T754 /workspace/coverage/default/8.sram_ctrl_regwen.3675970288 May 12 12:58:38 PM PDT 24 May 12 01:13:57 PM PDT 24 9636711090 ps
T755 /workspace/coverage/default/34.sram_ctrl_executable.104647332 May 12 12:59:29 PM PDT 24 May 12 01:16:08 PM PDT 24 14737001569 ps
T756 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.1339985658 May 12 12:59:27 PM PDT 24 May 12 01:03:52 PM PDT 24 17875718439 ps
T757 /workspace/coverage/default/20.sram_ctrl_bijection.2663296665 May 12 12:59:01 PM PDT 24 May 12 12:59:46 PM PDT 24 1012944468 ps
T758 /workspace/coverage/default/20.sram_ctrl_regwen.1183320108 May 12 12:58:57 PM PDT 24 May 12 01:18:21 PM PDT 24 2378433823 ps
T759 /workspace/coverage/default/23.sram_ctrl_lc_escalation.2574233494 May 12 12:58:57 PM PDT 24 May 12 12:59:00 PM PDT 24 228792879 ps
T760 /workspace/coverage/default/18.sram_ctrl_mem_walk.3676064123 May 12 12:58:51 PM PDT 24 May 12 12:59:00 PM PDT 24 927659253 ps
T761 /workspace/coverage/default/24.sram_ctrl_mem_walk.3154608538 May 12 12:59:05 PM PDT 24 May 12 12:59:12 PM PDT 24 464251139 ps
T762 /workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.2823349539 May 12 12:59:05 PM PDT 24 May 12 01:01:00 PM PDT 24 4259066594 ps
T763 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.2704700247 May 12 01:00:04 PM PDT 24 May 12 01:16:27 PM PDT 24 8262182885 ps
T764 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.3260613320 May 12 01:00:29 PM PDT 24 May 12 01:00:36 PM PDT 24 453795054 ps
T765 /workspace/coverage/default/20.sram_ctrl_partial_access.3721493771 May 12 12:58:56 PM PDT 24 May 12 12:59:58 PM PDT 24 484782357 ps
T766 /workspace/coverage/default/14.sram_ctrl_bijection.3908482796 May 12 12:58:45 PM PDT 24 May 12 12:59:54 PM PDT 24 3532214707 ps
T767 /workspace/coverage/default/32.sram_ctrl_stress_pipeline.1478508030 May 12 12:59:23 PM PDT 24 May 12 01:03:48 PM PDT 24 10978058889 ps
T768 /workspace/coverage/default/45.sram_ctrl_mem_walk.3397418940 May 12 01:00:15 PM PDT 24 May 12 01:00:20 PM PDT 24 289015233 ps
T769 /workspace/coverage/default/12.sram_ctrl_lc_escalation.2618881282 May 12 12:58:47 PM PDT 24 May 12 12:58:53 PM PDT 24 838395802 ps
T770 /workspace/coverage/default/21.sram_ctrl_lc_escalation.101276735 May 12 12:58:54 PM PDT 24 May 12 12:59:04 PM PDT 24 2895822615 ps
T771 /workspace/coverage/default/24.sram_ctrl_alert_test.4282699104 May 12 12:59:05 PM PDT 24 May 12 12:59:07 PM PDT 24 82576580 ps
T772 /workspace/coverage/default/7.sram_ctrl_alert_test.3024402514 May 12 12:58:39 PM PDT 24 May 12 12:58:40 PM PDT 24 19615345 ps
T773 /workspace/coverage/default/30.sram_ctrl_multiple_keys.1485124521 May 12 12:59:12 PM PDT 24 May 12 12:59:47 PM PDT 24 5618686689 ps
T774 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.3404885111 May 12 12:58:38 PM PDT 24 May 12 01:06:44 PM PDT 24 43280769794 ps
T775 /workspace/coverage/default/32.sram_ctrl_mem_walk.678553408 May 12 12:59:22 PM PDT 24 May 12 12:59:31 PM PDT 24 894315267 ps
T776 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.3469950666 May 12 12:59:01 PM PDT 24 May 12 01:03:49 PM PDT 24 4396569112 ps
T777 /workspace/coverage/default/1.sram_ctrl_multiple_keys.3131361715 May 12 12:58:10 PM PDT 24 May 12 01:18:39 PM PDT 24 20613211215 ps
T778 /workspace/coverage/default/10.sram_ctrl_stress_pipeline.1604138560 May 12 12:58:36 PM PDT 24 May 12 01:04:16 PM PDT 24 4099466911 ps
T779 /workspace/coverage/default/10.sram_ctrl_bijection.1471226910 May 12 12:58:34 PM PDT 24 May 12 12:59:38 PM PDT 24 1040403715 ps
T780 /workspace/coverage/default/22.sram_ctrl_alert_test.1881841169 May 12 12:59:09 PM PDT 24 May 12 12:59:11 PM PDT 24 19668393 ps
T781 /workspace/coverage/default/35.sram_ctrl_stress_all.4151131763 May 12 12:59:34 PM PDT 24 May 12 01:59:27 PM PDT 24 49293973663 ps
T782 /workspace/coverage/default/45.sram_ctrl_executable.3824258902 May 12 01:00:14 PM PDT 24 May 12 01:22:49 PM PDT 24 3399668947 ps
T783 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.2477164766 May 12 01:00:02 PM PDT 24 May 12 01:01:59 PM PDT 24 703395282 ps
T784 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.1533385664 May 12 12:59:37 PM PDT 24 May 12 01:14:10 PM PDT 24 13343544897 ps
T785 /workspace/coverage/default/47.sram_ctrl_lc_escalation.1075641540 May 12 01:00:22 PM PDT 24 May 12 01:00:31 PM PDT 24 805603480 ps
T786 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.1645967564 May 12 12:58:44 PM PDT 24 May 12 12:58:49 PM PDT 24 116598798 ps
T787 /workspace/coverage/default/0.sram_ctrl_mem_walk.4221452938 May 12 12:58:14 PM PDT 24 May 12 12:58:24 PM PDT 24 417584675 ps
T788 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.4140952155 May 12 12:58:53 PM PDT 24 May 12 01:01:29 PM PDT 24 5116826805 ps
T789 /workspace/coverage/default/29.sram_ctrl_executable.1710158821 May 12 12:59:06 PM PDT 24 May 12 01:00:46 PM PDT 24 393573990 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%