Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total test records in report: 1026
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T316 /workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.3931830478 Jun 25 06:05:56 PM PDT 24 Jun 25 06:07:52 PM PDT 24 177453980 ps
T317 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.927139100 Jun 25 06:02:46 PM PDT 24 Jun 25 06:02:54 PM PDT 24 827589160 ps
T17 /workspace/coverage/default/1.sram_ctrl_sec_cm.380241402 Jun 25 06:02:32 PM PDT 24 Jun 25 06:02:36 PM PDT 24 408187318 ps
T33 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.2954355833 Jun 25 06:05:30 PM PDT 24 Jun 25 06:07:42 PM PDT 24 5658103788 ps
T34 /workspace/coverage/default/39.sram_ctrl_lc_escalation.3409119694 Jun 25 06:05:37 PM PDT 24 Jun 25 06:05:44 PM PDT 24 469415261 ps
T35 /workspace/coverage/default/15.sram_ctrl_regwen.1862005327 Jun 25 06:03:17 PM PDT 24 Jun 25 06:14:09 PM PDT 24 7302744877 ps
T36 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.3685206979 Jun 25 06:05:46 PM PDT 24 Jun 25 06:12:18 PM PDT 24 6227996908 ps
T37 /workspace/coverage/default/12.sram_ctrl_ram_cfg.2288103207 Jun 25 06:03:01 PM PDT 24 Jun 25 06:03:03 PM PDT 24 85151699 ps
T38 /workspace/coverage/default/39.sram_ctrl_partial_access_b2b.1968465025 Jun 25 06:05:43 PM PDT 24 Jun 25 06:10:56 PM PDT 24 105923998279 ps
T39 /workspace/coverage/default/41.sram_ctrl_lc_escalation.10190183 Jun 25 06:05:49 PM PDT 24 Jun 25 06:05:54 PM PDT 24 355827542 ps
T40 /workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.533368288 Jun 25 06:03:54 PM PDT 24 Jun 25 06:04:30 PM PDT 24 854850618 ps
T41 /workspace/coverage/default/3.sram_ctrl_lc_escalation.2856917541 Jun 25 06:02:28 PM PDT 24 Jun 25 06:02:39 PM PDT 24 837247079 ps
T318 /workspace/coverage/default/9.sram_ctrl_multiple_keys.2902029433 Jun 25 06:02:50 PM PDT 24 Jun 25 06:14:13 PM PDT 24 45133068971 ps
T319 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.3182256091 Jun 25 06:04:03 PM PDT 24 Jun 25 06:23:54 PM PDT 24 7804900608 ps
T320 /workspace/coverage/default/45.sram_ctrl_multiple_keys.2043827387 Jun 25 06:06:20 PM PDT 24 Jun 25 06:24:47 PM PDT 24 52084656136 ps
T321 /workspace/coverage/default/30.sram_ctrl_max_throughput.3707806093 Jun 25 06:04:40 PM PDT 24 Jun 25 06:04:47 PM PDT 24 56156752 ps
T322 /workspace/coverage/default/33.sram_ctrl_mem_walk.3203799228 Jun 25 06:04:58 PM PDT 24 Jun 25 06:05:10 PM PDT 24 5532823111 ps
T323 /workspace/coverage/default/39.sram_ctrl_executable.4117360508 Jun 25 06:05:41 PM PDT 24 Jun 25 06:10:34 PM PDT 24 19129726172 ps
T324 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.3903140631 Jun 25 06:05:48 PM PDT 24 Jun 25 06:05:58 PM PDT 24 314890014 ps
T325 /workspace/coverage/default/47.sram_ctrl_partial_access_b2b.669956890 Jun 25 06:06:43 PM PDT 24 Jun 25 06:13:18 PM PDT 24 15173237196 ps
T326 /workspace/coverage/default/24.sram_ctrl_lc_escalation.3385015297 Jun 25 06:04:02 PM PDT 24 Jun 25 06:04:09 PM PDT 24 1902996311 ps
T327 /workspace/coverage/default/4.sram_ctrl_executable.1213791373 Jun 25 06:02:39 PM PDT 24 Jun 25 06:06:32 PM PDT 24 8447783263 ps
T328 /workspace/coverage/default/46.sram_ctrl_smoke.572330213 Jun 25 06:06:26 PM PDT 24 Jun 25 06:06:31 PM PDT 24 769587959 ps
T329 /workspace/coverage/default/13.sram_ctrl_mem_partial_access.634556348 Jun 25 06:03:05 PM PDT 24 Jun 25 06:03:12 PM PDT 24 119750437 ps
T330 /workspace/coverage/default/28.sram_ctrl_bijection.1855889432 Jun 25 06:04:22 PM PDT 24 Jun 25 06:05:19 PM PDT 24 3364236660 ps
T331 /workspace/coverage/default/4.sram_ctrl_max_throughput.62401058 Jun 25 06:02:44 PM PDT 24 Jun 25 06:03:06 PM PDT 24 320118661 ps
T332 /workspace/coverage/default/24.sram_ctrl_bijection.1400336615 Jun 25 06:04:01 PM PDT 24 Jun 25 06:04:58 PM PDT 24 864463767 ps
T333 /workspace/coverage/default/14.sram_ctrl_mem_walk.641031793 Jun 25 06:03:05 PM PDT 24 Jun 25 06:03:17 PM PDT 24 1420885923 ps
T334 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.3606216472 Jun 25 06:04:29 PM PDT 24 Jun 25 06:04:36 PM PDT 24 69149791 ps
T335 /workspace/coverage/default/23.sram_ctrl_bijection.962218828 Jun 25 06:03:53 PM PDT 24 Jun 25 06:05:18 PM PDT 24 10588103637 ps
T336 /workspace/coverage/default/15.sram_ctrl_executable.3735666598 Jun 25 06:03:20 PM PDT 24 Jun 25 06:25:16 PM PDT 24 40070421443 ps
T337 /workspace/coverage/default/15.sram_ctrl_bijection.2136592590 Jun 25 06:03:06 PM PDT 24 Jun 25 06:03:29 PM PDT 24 1219512567 ps
T338 /workspace/coverage/default/13.sram_ctrl_executable.4260063708 Jun 25 06:03:04 PM PDT 24 Jun 25 06:16:51 PM PDT 24 15699817167 ps
T339 /workspace/coverage/default/16.sram_ctrl_ram_cfg.3173090177 Jun 25 06:03:17 PM PDT 24 Jun 25 06:03:19 PM PDT 24 79468539 ps
T340 /workspace/coverage/default/20.sram_ctrl_mem_walk.525120225 Jun 25 06:03:40 PM PDT 24 Jun 25 06:03:51 PM PDT 24 212118681 ps
T341 /workspace/coverage/default/12.sram_ctrl_smoke.1067431157 Jun 25 06:02:55 PM PDT 24 Jun 25 06:03:15 PM PDT 24 3941195617 ps
T342 /workspace/coverage/default/13.sram_ctrl_alert_test.652561717 Jun 25 06:03:06 PM PDT 24 Jun 25 06:03:08 PM PDT 24 13044936 ps
T343 /workspace/coverage/default/36.sram_ctrl_smoke.882956881 Jun 25 06:05:25 PM PDT 24 Jun 25 06:05:30 PM PDT 24 63952395 ps
T344 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.2035166592 Jun 25 06:04:56 PM PDT 24 Jun 25 06:07:20 PM PDT 24 756322591 ps
T345 /workspace/coverage/default/37.sram_ctrl_access_during_key_req.2334375433 Jun 25 06:05:23 PM PDT 24 Jun 25 06:39:51 PM PDT 24 11185555077 ps
T346 /workspace/coverage/default/33.sram_ctrl_access_during_key_req.1940877112 Jun 25 06:04:54 PM PDT 24 Jun 25 06:11:27 PM PDT 24 8578130298 ps
T347 /workspace/coverage/default/11.sram_ctrl_max_throughput.1226081057 Jun 25 06:02:57 PM PDT 24 Jun 25 06:03:43 PM PDT 24 384930868 ps
T348 /workspace/coverage/default/34.sram_ctrl_partial_access_b2b.1000297524 Jun 25 06:05:06 PM PDT 24 Jun 25 06:07:11 PM PDT 24 1669262773 ps
T349 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.3414783536 Jun 25 06:03:33 PM PDT 24 Jun 25 06:03:44 PM PDT 24 148601953 ps
T350 /workspace/coverage/default/11.sram_ctrl_stress_pipeline.1707093100 Jun 25 06:02:56 PM PDT 24 Jun 25 06:06:56 PM PDT 24 10023382958 ps
T351 /workspace/coverage/default/28.sram_ctrl_stress_pipeline.2226841945 Jun 25 06:04:24 PM PDT 24 Jun 25 06:07:02 PM PDT 24 1677848811 ps
T352 /workspace/coverage/default/37.sram_ctrl_partial_access.3197946029 Jun 25 06:05:22 PM PDT 24 Jun 25 06:05:40 PM PDT 24 320106290 ps
T353 /workspace/coverage/default/47.sram_ctrl_lc_escalation.2221248579 Jun 25 06:06:36 PM PDT 24 Jun 25 06:06:41 PM PDT 24 1352505864 ps
T354 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.1365694754 Jun 25 06:04:26 PM PDT 24 Jun 25 06:04:29 PM PDT 24 56110134 ps
T355 /workspace/coverage/default/35.sram_ctrl_smoke.1283704373 Jun 25 06:05:15 PM PDT 24 Jun 25 06:05:19 PM PDT 24 95511010 ps
T44 /workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.3541301867 Jun 25 06:06:27 PM PDT 24 Jun 25 06:06:58 PM PDT 24 4258764539 ps
T356 /workspace/coverage/default/42.sram_ctrl_ram_cfg.2688865735 Jun 25 06:05:56 PM PDT 24 Jun 25 06:05:59 PM PDT 24 112691415 ps
T357 /workspace/coverage/default/1.sram_ctrl_mem_partial_access.3073510400 Jun 25 06:02:29 PM PDT 24 Jun 25 06:02:36 PM PDT 24 91028067 ps
T358 /workspace/coverage/default/44.sram_ctrl_regwen.3767406922 Jun 25 06:06:17 PM PDT 24 Jun 25 06:22:46 PM PDT 24 42484118220 ps
T359 /workspace/coverage/default/34.sram_ctrl_max_throughput.3275874193 Jun 25 06:05:03 PM PDT 24 Jun 25 06:07:19 PM PDT 24 167585216 ps
T360 /workspace/coverage/default/29.sram_ctrl_stress_pipeline.1621470267 Jun 25 06:04:30 PM PDT 24 Jun 25 06:09:08 PM PDT 24 11185803860 ps
T361 /workspace/coverage/default/14.sram_ctrl_alert_test.3067376134 Jun 25 06:03:07 PM PDT 24 Jun 25 06:03:09 PM PDT 24 40477459 ps
T362 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.1627048713 Jun 25 06:04:22 PM PDT 24 Jun 25 06:06:41 PM PDT 24 2034063536 ps
T363 /workspace/coverage/default/21.sram_ctrl_multiple_keys.3527110895 Jun 25 06:03:41 PM PDT 24 Jun 25 06:23:24 PM PDT 24 117126190225 ps
T364 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.585065077 Jun 25 06:03:15 PM PDT 24 Jun 25 06:10:32 PM PDT 24 11824008623 ps
T365 /workspace/coverage/default/15.sram_ctrl_mem_walk.136158936 Jun 25 06:03:15 PM PDT 24 Jun 25 06:03:22 PM PDT 24 426522245 ps
T366 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.516031339 Jun 25 06:06:28 PM PDT 24 Jun 25 06:10:36 PM PDT 24 2463497360 ps
T367 /workspace/coverage/default/42.sram_ctrl_mem_walk.872598724 Jun 25 06:05:57 PM PDT 24 Jun 25 06:06:09 PM PDT 24 1911652887 ps
T368 /workspace/coverage/default/8.sram_ctrl_partial_access_b2b.1370746519 Jun 25 06:02:46 PM PDT 24 Jun 25 06:05:24 PM PDT 24 4310580281 ps
T369 /workspace/coverage/default/21.sram_ctrl_executable.2531128075 Jun 25 06:03:40 PM PDT 24 Jun 25 06:19:13 PM PDT 24 6421372212 ps
T370 /workspace/coverage/default/2.sram_ctrl_regwen.2768280184 Jun 25 06:02:29 PM PDT 24 Jun 25 06:14:55 PM PDT 24 40207479549 ps
T371 /workspace/coverage/default/2.sram_ctrl_multiple_keys.4215653993 Jun 25 06:02:32 PM PDT 24 Jun 25 06:20:05 PM PDT 24 11326431929 ps
T372 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.825866693 Jun 25 06:02:23 PM PDT 24 Jun 25 06:16:22 PM PDT 24 8261845981 ps
T373 /workspace/coverage/default/20.sram_ctrl_executable.1462924821 Jun 25 06:03:41 PM PDT 24 Jun 25 06:09:11 PM PDT 24 12441018194 ps
T374 /workspace/coverage/default/14.sram_ctrl_ram_cfg.3499687696 Jun 25 06:03:06 PM PDT 24 Jun 25 06:03:08 PM PDT 24 28649861 ps
T375 /workspace/coverage/default/26.sram_ctrl_executable.4264064092 Jun 25 06:04:13 PM PDT 24 Jun 25 06:19:56 PM PDT 24 72418224554 ps
T376 /workspace/coverage/default/42.sram_ctrl_mem_partial_access.387610459 Jun 25 06:06:06 PM PDT 24 Jun 25 06:06:13 PM PDT 24 177608787 ps
T377 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.921621214 Jun 25 06:02:49 PM PDT 24 Jun 25 06:09:32 PM PDT 24 4000204055 ps
T378 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.3894517249 Jun 25 06:04:23 PM PDT 24 Jun 25 06:23:31 PM PDT 24 5450625918 ps
T379 /workspace/coverage/default/41.sram_ctrl_multiple_keys.2309597397 Jun 25 06:05:46 PM PDT 24 Jun 25 06:13:16 PM PDT 24 8881622011 ps
T380 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.1794446290 Jun 25 06:05:47 PM PDT 24 Jun 25 06:09:11 PM PDT 24 7715915449 ps
T381 /workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.3785087791 Jun 25 06:02:43 PM PDT 24 Jun 25 06:04:44 PM PDT 24 290667647 ps
T382 /workspace/coverage/default/15.sram_ctrl_stress_all.2206789346 Jun 25 06:03:14 PM PDT 24 Jun 25 07:19:14 PM PDT 24 207132471953 ps
T45 /workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.4103589603 Jun 25 06:05:24 PM PDT 24 Jun 25 06:06:25 PM PDT 24 2316620047 ps
T383 /workspace/coverage/default/10.sram_ctrl_stress_pipeline.324742322 Jun 25 06:02:55 PM PDT 24 Jun 25 06:07:55 PM PDT 24 3129987920 ps
T384 /workspace/coverage/default/0.sram_ctrl_regwen.2862676512 Jun 25 06:02:24 PM PDT 24 Jun 25 06:21:36 PM PDT 24 23802252323 ps
T385 /workspace/coverage/default/13.sram_ctrl_access_during_key_req.2357111325 Jun 25 06:03:10 PM PDT 24 Jun 25 06:06:26 PM PDT 24 25320951816 ps
T386 /workspace/coverage/default/40.sram_ctrl_ram_cfg.2081186187 Jun 25 06:05:49 PM PDT 24 Jun 25 06:05:50 PM PDT 24 144678829 ps
T387 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.422909767 Jun 25 06:03:21 PM PDT 24 Jun 25 06:03:26 PM PDT 24 95196982 ps
T388 /workspace/coverage/default/48.sram_ctrl_access_during_key_req.1563422901 Jun 25 06:06:44 PM PDT 24 Jun 25 06:10:56 PM PDT 24 3103162356 ps
T389 /workspace/coverage/default/8.sram_ctrl_alert_test.3095584647 Jun 25 06:02:53 PM PDT 24 Jun 25 06:02:56 PM PDT 24 14315442 ps
T390 /workspace/coverage/default/19.sram_ctrl_ram_cfg.2998132150 Jun 25 06:03:31 PM PDT 24 Jun 25 06:03:33 PM PDT 24 29096319 ps
T391 /workspace/coverage/default/31.sram_ctrl_stress_pipeline.1818870658 Jun 25 06:04:38 PM PDT 24 Jun 25 06:09:22 PM PDT 24 35191388681 ps
T392 /workspace/coverage/default/25.sram_ctrl_mem_walk.320928997 Jun 25 06:04:04 PM PDT 24 Jun 25 06:04:16 PM PDT 24 463447797 ps
T393 /workspace/coverage/default/34.sram_ctrl_executable.3144371944 Jun 25 06:05:06 PM PDT 24 Jun 25 06:14:31 PM PDT 24 5243028998 ps
T394 /workspace/coverage/default/9.sram_ctrl_alert_test.3258771957 Jun 25 06:02:56 PM PDT 24 Jun 25 06:03:00 PM PDT 24 62197881 ps
T395 /workspace/coverage/default/5.sram_ctrl_mem_walk.1944546330 Jun 25 06:02:39 PM PDT 24 Jun 25 06:02:47 PM PDT 24 349092048 ps
T396 /workspace/coverage/default/2.sram_ctrl_lc_escalation.672877871 Jun 25 06:02:29 PM PDT 24 Jun 25 06:02:38 PM PDT 24 1801218595 ps
T397 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.2810703287 Jun 25 06:04:05 PM PDT 24 Jun 25 06:09:15 PM PDT 24 3145205455 ps
T398 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.2530394051 Jun 25 06:05:34 PM PDT 24 Jun 25 06:07:12 PM PDT 24 477690499 ps
T399 /workspace/coverage/default/19.sram_ctrl_multiple_keys.4271364171 Jun 25 06:03:29 PM PDT 24 Jun 25 06:06:13 PM PDT 24 1681977161 ps
T400 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.1388230755 Jun 25 06:02:58 PM PDT 24 Jun 25 06:03:06 PM PDT 24 509492525 ps
T401 /workspace/coverage/default/40.sram_ctrl_max_throughput.2244932252 Jun 25 06:05:41 PM PDT 24 Jun 25 06:06:46 PM PDT 24 255715287 ps
T402 /workspace/coverage/default/44.sram_ctrl_lc_escalation.1198373180 Jun 25 06:06:16 PM PDT 24 Jun 25 06:06:18 PM PDT 24 900043859 ps
T403 /workspace/coverage/default/2.sram_ctrl_access_during_key_req.3420642707 Jun 25 06:02:34 PM PDT 24 Jun 25 06:09:06 PM PDT 24 2442850772 ps
T404 /workspace/coverage/default/49.sram_ctrl_regwen.1465964701 Jun 25 06:06:55 PM PDT 24 Jun 25 06:14:15 PM PDT 24 8785169068 ps
T405 /workspace/coverage/default/17.sram_ctrl_alert_test.1141416964 Jun 25 06:03:21 PM PDT 24 Jun 25 06:03:24 PM PDT 24 34211529 ps
T406 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.1339372662 Jun 25 06:06:35 PM PDT 24 Jun 25 06:08:33 PM PDT 24 144436851 ps
T407 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.4291225960 Jun 25 06:03:15 PM PDT 24 Jun 25 06:06:20 PM PDT 24 1865511552 ps
T408 /workspace/coverage/default/7.sram_ctrl_mem_walk.2753974475 Jun 25 06:02:50 PM PDT 24 Jun 25 06:03:05 PM PDT 24 603296906 ps
T409 /workspace/coverage/default/24.sram_ctrl_executable.2522678017 Jun 25 06:04:01 PM PDT 24 Jun 25 06:16:00 PM PDT 24 15507753354 ps
T410 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.1325117607 Jun 25 06:05:18 PM PDT 24 Jun 25 06:08:55 PM PDT 24 2865938750 ps
T411 /workspace/coverage/default/11.sram_ctrl_stress_all.809650966 Jun 25 06:02:57 PM PDT 24 Jun 25 06:05:46 PM PDT 24 4092822664 ps
T412 /workspace/coverage/default/12.sram_ctrl_partial_access.1612430106 Jun 25 06:03:01 PM PDT 24 Jun 25 06:03:15 PM PDT 24 430037395 ps
T413 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.1220942506 Jun 25 06:02:50 PM PDT 24 Jun 25 06:02:58 PM PDT 24 258011923 ps
T414 /workspace/coverage/default/36.sram_ctrl_stress_pipeline.318016008 Jun 25 06:05:25 PM PDT 24 Jun 25 06:09:57 PM PDT 24 2895856067 ps
T415 /workspace/coverage/default/27.sram_ctrl_regwen.2569306052 Jun 25 06:04:26 PM PDT 24 Jun 25 06:23:05 PM PDT 24 21132378850 ps
T416 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.3665981140 Jun 25 06:04:30 PM PDT 24 Jun 25 06:09:38 PM PDT 24 12397064288 ps
T417 /workspace/coverage/default/36.sram_ctrl_multiple_keys.1311609078 Jun 25 06:05:23 PM PDT 24 Jun 25 06:09:30 PM PDT 24 1511614349 ps
T418 /workspace/coverage/default/14.sram_ctrl_partial_access_b2b.625730696 Jun 25 06:03:06 PM PDT 24 Jun 25 06:06:08 PM PDT 24 9535589695 ps
T419 /workspace/coverage/default/24.sram_ctrl_max_throughput.1501078757 Jun 25 06:04:01 PM PDT 24 Jun 25 06:05:38 PM PDT 24 241851086 ps
T420 /workspace/coverage/default/42.sram_ctrl_executable.644696769 Jun 25 06:05:59 PM PDT 24 Jun 25 06:16:38 PM PDT 24 2942123721 ps
T421 /workspace/coverage/default/0.sram_ctrl_executable.3103723954 Jun 25 06:02:24 PM PDT 24 Jun 25 06:29:49 PM PDT 24 39484558290 ps
T422 /workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.3148289647 Jun 25 06:04:22 PM PDT 24 Jun 25 06:04:27 PM PDT 24 47325564 ps
T423 /workspace/coverage/default/18.sram_ctrl_stress_all.2679673415 Jun 25 06:03:33 PM PDT 24 Jun 25 07:16:23 PM PDT 24 16096643875 ps
T424 /workspace/coverage/default/39.sram_ctrl_access_during_key_req.2886150795 Jun 25 06:05:37 PM PDT 24 Jun 25 06:13:22 PM PDT 24 24509984045 ps
T106 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.2015349852 Jun 25 06:06:38 PM PDT 24 Jun 25 06:11:11 PM PDT 24 2774307427 ps
T425 /workspace/coverage/default/8.sram_ctrl_access_during_key_req.829969000 Jun 25 06:02:50 PM PDT 24 Jun 25 06:27:55 PM PDT 24 3146421438 ps
T426 /workspace/coverage/default/22.sram_ctrl_ram_cfg.3056057048 Jun 25 06:03:52 PM PDT 24 Jun 25 06:03:55 PM PDT 24 29712927 ps
T427 /workspace/coverage/default/38.sram_ctrl_bijection.1861995289 Jun 25 06:05:31 PM PDT 24 Jun 25 06:06:34 PM PDT 24 3679405922 ps
T428 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.2625411417 Jun 25 06:06:58 PM PDT 24 Jun 25 06:12:54 PM PDT 24 4236439299 ps
T429 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.167385545 Jun 25 06:05:24 PM PDT 24 Jun 25 06:10:22 PM PDT 24 3966856844 ps
T430 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.2005347424 Jun 25 06:05:02 PM PDT 24 Jun 25 06:05:36 PM PDT 24 221193248 ps
T431 /workspace/coverage/default/30.sram_ctrl_access_during_key_req.2769857286 Jun 25 06:04:38 PM PDT 24 Jun 25 06:15:04 PM PDT 24 8888235245 ps
T432 /workspace/coverage/default/10.sram_ctrl_mem_partial_access.1178887032 Jun 25 06:02:55 PM PDT 24 Jun 25 06:03:03 PM PDT 24 92950899 ps
T433 /workspace/coverage/default/5.sram_ctrl_partial_access.2857523451 Jun 25 06:02:43 PM PDT 24 Jun 25 06:02:48 PM PDT 24 675056585 ps
T434 /workspace/coverage/default/35.sram_ctrl_max_throughput.1111052209 Jun 25 06:05:16 PM PDT 24 Jun 25 06:07:17 PM PDT 24 138399244 ps
T435 /workspace/coverage/default/19.sram_ctrl_stress_all.1938046397 Jun 25 06:03:35 PM PDT 24 Jun 25 06:19:54 PM PDT 24 8711927869 ps
T436 /workspace/coverage/default/16.sram_ctrl_multiple_keys.4195565699 Jun 25 06:03:13 PM PDT 24 Jun 25 06:08:07 PM PDT 24 17487444934 ps
T437 /workspace/coverage/default/7.sram_ctrl_ram_cfg.3278477504 Jun 25 06:02:49 PM PDT 24 Jun 25 06:02:53 PM PDT 24 34468524 ps
T438 /workspace/coverage/default/26.sram_ctrl_mem_partial_access.3413434593 Jun 25 06:04:25 PM PDT 24 Jun 25 06:04:29 PM PDT 24 376289810 ps
T439 /workspace/coverage/default/18.sram_ctrl_partial_access.101473598 Jun 25 06:03:21 PM PDT 24 Jun 25 06:05:33 PM PDT 24 673309841 ps
T440 /workspace/coverage/default/47.sram_ctrl_executable.4236553596 Jun 25 06:06:35 PM PDT 24 Jun 25 06:30:17 PM PDT 24 24143062388 ps
T441 /workspace/coverage/default/45.sram_ctrl_smoke.1033931963 Jun 25 06:06:17 PM PDT 24 Jun 25 06:06:20 PM PDT 24 344646011 ps
T442 /workspace/coverage/default/26.sram_ctrl_max_throughput.941494632 Jun 25 06:04:14 PM PDT 24 Jun 25 06:05:08 PM PDT 24 426833410 ps
T443 /workspace/coverage/default/11.sram_ctrl_ram_cfg.66936178 Jun 25 06:02:55 PM PDT 24 Jun 25 06:02:58 PM PDT 24 89854347 ps
T444 /workspace/coverage/default/9.sram_ctrl_regwen.1080565618 Jun 25 06:02:50 PM PDT 24 Jun 25 06:06:18 PM PDT 24 1213876395 ps
T445 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.4246274617 Jun 25 06:05:30 PM PDT 24 Jun 25 06:11:06 PM PDT 24 6482149139 ps
T446 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.3275042833 Jun 25 06:03:22 PM PDT 24 Jun 25 06:07:13 PM PDT 24 3221945047 ps
T447 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.1516186376 Jun 25 06:05:58 PM PDT 24 Jun 25 06:14:23 PM PDT 24 22573565349 ps
T448 /workspace/coverage/default/48.sram_ctrl_stress_all.3780815806 Jun 25 06:06:54 PM PDT 24 Jun 25 06:37:43 PM PDT 24 50258720046 ps
T449 /workspace/coverage/default/40.sram_ctrl_bijection.2809627730 Jun 25 06:05:43 PM PDT 24 Jun 25 06:06:17 PM PDT 24 1493938494 ps
T450 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.1479364646 Jun 25 06:05:39 PM PDT 24 Jun 25 06:07:42 PM PDT 24 146779540 ps
T451 /workspace/coverage/default/24.sram_ctrl_ram_cfg.3257230322 Jun 25 06:04:02 PM PDT 24 Jun 25 06:04:04 PM PDT 24 51806191 ps
T452 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.4144233637 Jun 25 06:02:33 PM PDT 24 Jun 25 06:06:05 PM PDT 24 4153371165 ps
T453 /workspace/coverage/default/15.sram_ctrl_multiple_keys.2216058724 Jun 25 06:03:09 PM PDT 24 Jun 25 06:32:03 PM PDT 24 11145308838 ps
T454 /workspace/coverage/default/28.sram_ctrl_partial_access.2299058258 Jun 25 06:04:36 PM PDT 24 Jun 25 06:04:59 PM PDT 24 4618099714 ps
T107 /workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.1476934556 Jun 25 06:06:17 PM PDT 24 Jun 25 06:08:32 PM PDT 24 8224457742 ps
T455 /workspace/coverage/default/35.sram_ctrl_mem_walk.568777172 Jun 25 06:05:16 PM PDT 24 Jun 25 06:05:27 PM PDT 24 710561815 ps
T456 /workspace/coverage/default/31.sram_ctrl_partial_access.2871265640 Jun 25 06:04:38 PM PDT 24 Jun 25 06:04:40 PM PDT 24 28074480 ps
T457 /workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.3775408839 Jun 25 06:02:55 PM PDT 24 Jun 25 06:03:23 PM PDT 24 238038494 ps
T458 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.1932149443 Jun 25 06:04:56 PM PDT 24 Jun 25 06:05:03 PM PDT 24 437537437 ps
T459 /workspace/coverage/default/4.sram_ctrl_multiple_keys.3899057702 Jun 25 06:02:38 PM PDT 24 Jun 25 06:15:07 PM PDT 24 2496771622 ps
T460 /workspace/coverage/default/23.sram_ctrl_lc_escalation.2482872467 Jun 25 06:03:55 PM PDT 24 Jun 25 06:04:00 PM PDT 24 187063139 ps
T461 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.1746582542 Jun 25 06:05:15 PM PDT 24 Jun 25 06:07:38 PM PDT 24 1864272189 ps
T462 /workspace/coverage/default/17.sram_ctrl_access_during_key_req.3145523420 Jun 25 06:03:21 PM PDT 24 Jun 25 06:16:56 PM PDT 24 5880317728 ps
T463 /workspace/coverage/default/49.sram_ctrl_ram_cfg.136362271 Jun 25 06:06:57 PM PDT 24 Jun 25 06:06:59 PM PDT 24 28855821 ps
T88 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.2663733325 Jun 25 06:04:46 PM PDT 24 Jun 25 06:04:51 PM PDT 24 70206814 ps
T464 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.1637020661 Jun 25 06:03:32 PM PDT 24 Jun 25 06:03:36 PM PDT 24 363143650 ps
T465 /workspace/coverage/default/10.sram_ctrl_multiple_keys.1208139992 Jun 25 06:02:55 PM PDT 24 Jun 25 06:10:17 PM PDT 24 1302824898 ps
T466 /workspace/coverage/default/42.sram_ctrl_regwen.2225840051 Jun 25 06:05:58 PM PDT 24 Jun 25 06:10:38 PM PDT 24 64897141991 ps
T467 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.356862515 Jun 25 06:04:03 PM PDT 24 Jun 25 06:25:00 PM PDT 24 48249611415 ps
T468 /workspace/coverage/default/38.sram_ctrl_mem_partial_access.4103765270 Jun 25 06:05:31 PM PDT 24 Jun 25 06:05:35 PM PDT 24 408845156 ps
T469 /workspace/coverage/default/46.sram_ctrl_partial_access.1637229836 Jun 25 06:06:28 PM PDT 24 Jun 25 06:06:46 PM PDT 24 4877490061 ps
T470 /workspace/coverage/default/15.sram_ctrl_access_during_key_req.703994045 Jun 25 06:03:15 PM PDT 24 Jun 25 06:13:17 PM PDT 24 13366698558 ps
T471 /workspace/coverage/default/20.sram_ctrl_smoke.707364187 Jun 25 06:03:29 PM PDT 24 Jun 25 06:03:31 PM PDT 24 37191185 ps
T472 /workspace/coverage/default/1.sram_ctrl_smoke.3260731544 Jun 25 06:02:23 PM PDT 24 Jun 25 06:02:27 PM PDT 24 141067357 ps
T473 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.2031013808 Jun 25 06:06:17 PM PDT 24 Jun 25 06:09:06 PM PDT 24 3121269321 ps
T474 /workspace/coverage/default/2.sram_ctrl_executable.1558221531 Jun 25 06:02:32 PM PDT 24 Jun 25 06:20:12 PM PDT 24 16327309107 ps
T475 /workspace/coverage/default/23.sram_ctrl_mem_walk.919181010 Jun 25 06:03:55 PM PDT 24 Jun 25 06:04:10 PM PDT 24 1315303033 ps
T476 /workspace/coverage/default/6.sram_ctrl_mem_walk.3471345334 Jun 25 06:02:50 PM PDT 24 Jun 25 06:03:00 PM PDT 24 1671914488 ps
T477 /workspace/coverage/default/19.sram_ctrl_regwen.1137047957 Jun 25 06:03:31 PM PDT 24 Jun 25 06:09:29 PM PDT 24 3773499761 ps
T478 /workspace/coverage/default/33.sram_ctrl_lc_escalation.1643643241 Jun 25 06:04:57 PM PDT 24 Jun 25 06:05:04 PM PDT 24 498719005 ps
T479 /workspace/coverage/default/27.sram_ctrl_partial_access.293305606 Jun 25 06:04:13 PM PDT 24 Jun 25 06:04:27 PM PDT 24 2449368395 ps
T480 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.950064859 Jun 25 06:02:32 PM PDT 24 Jun 25 06:05:59 PM PDT 24 2094053114 ps
T481 /workspace/coverage/default/29.sram_ctrl_regwen.3595679441 Jun 25 06:04:37 PM PDT 24 Jun 25 06:23:01 PM PDT 24 49598204542 ps
T482 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.4064411998 Jun 25 06:04:29 PM PDT 24 Jun 25 06:08:20 PM PDT 24 18279239999 ps
T483 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.3489081158 Jun 25 06:05:13 PM PDT 24 Jun 25 06:05:16 PM PDT 24 40841986 ps
T484 /workspace/coverage/default/22.sram_ctrl_mem_walk.1105115692 Jun 25 06:03:54 PM PDT 24 Jun 25 06:04:08 PM PDT 24 1231560982 ps
T485 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.4290050322 Jun 25 06:05:23 PM PDT 24 Jun 25 06:06:19 PM PDT 24 122198523 ps
T486 /workspace/coverage/default/17.sram_ctrl_partial_access.3258448272 Jun 25 06:03:15 PM PDT 24 Jun 25 06:03:25 PM PDT 24 173506986 ps
T487 /workspace/coverage/default/45.sram_ctrl_mem_partial_access.946806190 Jun 25 06:06:29 PM PDT 24 Jun 25 06:06:35 PM PDT 24 98032948 ps
T488 /workspace/coverage/default/8.sram_ctrl_executable.1114055331 Jun 25 06:02:49 PM PDT 24 Jun 25 06:52:14 PM PDT 24 3966163531 ps
T489 /workspace/coverage/default/29.sram_ctrl_smoke.2391562566 Jun 25 06:04:35 PM PDT 24 Jun 25 06:05:10 PM PDT 24 494807649 ps
T490 /workspace/coverage/default/39.sram_ctrl_partial_access.3321312814 Jun 25 06:05:38 PM PDT 24 Jun 25 06:05:51 PM PDT 24 870931553 ps
T491 /workspace/coverage/default/23.sram_ctrl_regwen.1988725781 Jun 25 06:03:55 PM PDT 24 Jun 25 06:10:17 PM PDT 24 8160792679 ps
T492 /workspace/coverage/default/14.sram_ctrl_stress_all.3512225651 Jun 25 06:03:05 PM PDT 24 Jun 25 07:15:27 PM PDT 24 294172232957 ps
T493 /workspace/coverage/default/26.sram_ctrl_multiple_keys.1677331793 Jun 25 06:04:14 PM PDT 24 Jun 25 06:27:24 PM PDT 24 43659303808 ps
T494 /workspace/coverage/default/30.sram_ctrl_multiple_keys.1547030896 Jun 25 06:04:37 PM PDT 24 Jun 25 06:16:20 PM PDT 24 8869413731 ps
T495 /workspace/coverage/default/43.sram_ctrl_bijection.1229848251 Jun 25 06:06:10 PM PDT 24 Jun 25 06:06:34 PM PDT 24 353033538 ps
T496 /workspace/coverage/default/32.sram_ctrl_partial_access.3290630112 Jun 25 06:04:45 PM PDT 24 Jun 25 06:06:25 PM PDT 24 6278126157 ps
T497 /workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.4176390122 Jun 25 06:03:41 PM PDT 24 Jun 25 06:04:01 PM PDT 24 1341009328 ps
T498 /workspace/coverage/default/13.sram_ctrl_stress_all.1608605545 Jun 25 06:03:06 PM PDT 24 Jun 25 06:27:26 PM PDT 24 52084034348 ps
T499 /workspace/coverage/default/20.sram_ctrl_multiple_keys.236108703 Jun 25 06:03:32 PM PDT 24 Jun 25 06:07:06 PM PDT 24 1975533579 ps
T500 /workspace/coverage/default/8.sram_ctrl_lc_escalation.1244168983 Jun 25 06:02:48 PM PDT 24 Jun 25 06:02:58 PM PDT 24 725203772 ps
T501 /workspace/coverage/default/9.sram_ctrl_lc_escalation.2668506835 Jun 25 06:02:48 PM PDT 24 Jun 25 06:03:01 PM PDT 24 2691964750 ps
T502 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.597717008 Jun 25 06:02:50 PM PDT 24 Jun 25 06:02:58 PM PDT 24 59341724 ps
T503 /workspace/coverage/default/23.sram_ctrl_smoke.921096804 Jun 25 06:03:55 PM PDT 24 Jun 25 06:04:05 PM PDT 24 654473052 ps
T504 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.2045126594 Jun 25 06:05:25 PM PDT 24 Jun 25 06:05:52 PM PDT 24 352347683 ps
T505 /workspace/coverage/default/5.sram_ctrl_multiple_keys.1756118146 Jun 25 06:02:40 PM PDT 24 Jun 25 06:16:37 PM PDT 24 17435628327 ps
T506 /workspace/coverage/default/1.sram_ctrl_ram_cfg.2721864510 Jun 25 06:02:30 PM PDT 24 Jun 25 06:02:33 PM PDT 24 29669518 ps
T507 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.2437667745 Jun 25 06:03:22 PM PDT 24 Jun 25 06:03:40 PM PDT 24 530808546 ps
T508 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.362439349 Jun 25 06:03:06 PM PDT 24 Jun 25 06:03:10 PM PDT 24 424359638 ps
T509 /workspace/coverage/default/29.sram_ctrl_alert_test.3332444806 Jun 25 06:04:35 PM PDT 24 Jun 25 06:04:37 PM PDT 24 21938167 ps
T510 /workspace/coverage/default/11.sram_ctrl_partial_access.3095018281 Jun 25 06:03:01 PM PDT 24 Jun 25 06:04:01 PM PDT 24 487977048 ps
T511 /workspace/coverage/default/6.sram_ctrl_stress_all.1755537036 Jun 25 06:02:50 PM PDT 24 Jun 25 06:19:28 PM PDT 24 7742868757 ps
T512 /workspace/coverage/default/28.sram_ctrl_smoke.2030598466 Jun 25 06:04:24 PM PDT 24 Jun 25 06:04:51 PM PDT 24 404786958 ps
T513 /workspace/coverage/default/11.sram_ctrl_alert_test.2221888856 Jun 25 06:02:58 PM PDT 24 Jun 25 06:03:01 PM PDT 24 18203240 ps
T514 /workspace/coverage/default/24.sram_ctrl_partial_access.2947768199 Jun 25 06:04:04 PM PDT 24 Jun 25 06:04:11 PM PDT 24 683107356 ps
T515 /workspace/coverage/default/26.sram_ctrl_lc_escalation.3827951642 Jun 25 06:04:13 PM PDT 24 Jun 25 06:04:15 PM PDT 24 82261656 ps
T516 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.4054381905 Jun 25 06:03:06 PM PDT 24 Jun 25 06:07:01 PM PDT 24 8449634681 ps
T517 /workspace/coverage/default/41.sram_ctrl_ram_cfg.3539120956 Jun 25 06:05:52 PM PDT 24 Jun 25 06:05:54 PM PDT 24 34245715 ps
T518 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.2182716631 Jun 25 06:05:05 PM PDT 24 Jun 25 06:09:52 PM PDT 24 5485384096 ps
T519 /workspace/coverage/default/27.sram_ctrl_executable.3313617164 Jun 25 06:04:22 PM PDT 24 Jun 25 06:30:57 PM PDT 24 9231452316 ps
T520 /workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.3930469795 Jun 25 06:04:57 PM PDT 24 Jun 25 06:05:05 PM PDT 24 115735972 ps
T521 /workspace/coverage/default/7.sram_ctrl_executable.1932598366 Jun 25 06:02:50 PM PDT 24 Jun 25 06:20:48 PM PDT 24 4444604580 ps
T522 /workspace/coverage/default/35.sram_ctrl_regwen.2724690796 Jun 25 06:05:14 PM PDT 24 Jun 25 06:16:28 PM PDT 24 3357869624 ps
T523 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.510170680 Jun 25 06:06:16 PM PDT 24 Jun 25 06:06:22 PM PDT 24 788221667 ps
T524 /workspace/coverage/default/40.sram_ctrl_regwen.3482752810 Jun 25 06:05:47 PM PDT 24 Jun 25 06:09:42 PM PDT 24 4689322300 ps
T525 /workspace/coverage/default/26.sram_ctrl_alert_test.2363496422 Jun 25 06:04:14 PM PDT 24 Jun 25 06:04:16 PM PDT 24 12014447 ps
T526 /workspace/coverage/default/6.sram_ctrl_partial_access.3946720352 Jun 25 06:02:40 PM PDT 24 Jun 25 06:02:44 PM PDT 24 82846396 ps
T527 /workspace/coverage/default/15.sram_ctrl_smoke.418585535 Jun 25 06:03:05 PM PDT 24 Jun 25 06:05:20 PM PDT 24 2787992268 ps
T528 /workspace/coverage/default/30.sram_ctrl_mem_partial_access.3849140374 Jun 25 06:04:37 PM PDT 24 Jun 25 06:04:42 PM PDT 24 66419705 ps
T529 /workspace/coverage/default/21.sram_ctrl_alert_test.3698018016 Jun 25 06:03:53 PM PDT 24 Jun 25 06:03:57 PM PDT 24 39221529 ps
T530 /workspace/coverage/default/7.sram_ctrl_multiple_keys.2490046511 Jun 25 06:02:53 PM PDT 24 Jun 25 06:22:58 PM PDT 24 18997530681 ps
T531 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.4233550891 Jun 25 06:03:14 PM PDT 24 Jun 25 06:10:52 PM PDT 24 2151815002 ps
T532 /workspace/coverage/default/21.sram_ctrl_stress_all.1028029299 Jun 25 06:03:52 PM PDT 24 Jun 25 06:18:41 PM PDT 24 41787794620 ps
T533 /workspace/coverage/default/45.sram_ctrl_access_during_key_req.2421938895 Jun 25 06:06:41 PM PDT 24 Jun 25 06:13:13 PM PDT 24 6419590158 ps
T534 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.2140670417 Jun 25 06:03:07 PM PDT 24 Jun 25 06:04:39 PM PDT 24 2581071643 ps
T535 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.3785533965 Jun 25 06:06:16 PM PDT 24 Jun 25 06:11:55 PM PDT 24 9246455654 ps
T536 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.188481617 Jun 25 06:03:41 PM PDT 24 Jun 25 06:11:07 PM PDT 24 9496452179 ps
T537 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.3052136808 Jun 25 06:04:29 PM PDT 24 Jun 25 06:32:14 PM PDT 24 14211820141 ps
T538 /workspace/coverage/default/13.sram_ctrl_regwen.60671227 Jun 25 06:03:08 PM PDT 24 Jun 25 06:37:09 PM PDT 24 17965601198 ps
T539 /workspace/coverage/default/47.sram_ctrl_ram_cfg.1847941487 Jun 25 06:06:44 PM PDT 24 Jun 25 06:06:47 PM PDT 24 30614292 ps
T540 /workspace/coverage/default/29.sram_ctrl_max_throughput.1277781625 Jun 25 06:04:29 PM PDT 24 Jun 25 06:05:34 PM PDT 24 162570734 ps
T541 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.3757685293 Jun 25 06:03:40 PM PDT 24 Jun 25 06:03:47 PM PDT 24 195144437 ps
T542 /workspace/coverage/default/18.sram_ctrl_ram_cfg.3889025352 Jun 25 06:03:20 PM PDT 24 Jun 25 06:03:22 PM PDT 24 65417048 ps
T543 /workspace/coverage/default/33.sram_ctrl_smoke.2309830288 Jun 25 06:04:55 PM PDT 24 Jun 25 06:05:03 PM PDT 24 1109865278 ps
T544 /workspace/coverage/default/17.sram_ctrl_ram_cfg.3223192278 Jun 25 06:03:20 PM PDT 24 Jun 25 06:03:23 PM PDT 24 46824568 ps
T545 /workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.3623798653 Jun 25 06:04:47 PM PDT 24 Jun 25 06:06:20 PM PDT 24 524813212 ps
T546 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.3971185243 Jun 25 06:03:54 PM PDT 24 Jun 25 06:04:33 PM PDT 24 120430245 ps
T547 /workspace/coverage/default/39.sram_ctrl_regwen.3676612236 Jun 25 06:05:41 PM PDT 24 Jun 25 06:15:42 PM PDT 24 14035164517 ps
T548 /workspace/coverage/default/40.sram_ctrl_alert_test.3172113664 Jun 25 06:05:47 PM PDT 24 Jun 25 06:05:48 PM PDT 24 34721084 ps
T549 /workspace/coverage/default/36.sram_ctrl_ram_cfg.3304628096 Jun 25 06:05:25 PM PDT 24 Jun 25 06:05:28 PM PDT 24 30741274 ps
T550 /workspace/coverage/default/6.sram_ctrl_smoke.1401172809 Jun 25 06:02:37 PM PDT 24 Jun 25 06:02:50 PM PDT 24 650360695 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%