Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total test records in report: 1029
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T550 /workspace/coverage/default/33.sram_ctrl_max_throughput.1107197907 Jul 04 07:17:33 PM PDT 24 Jul 04 07:18:26 PM PDT 24 411279893 ps
T551 /workspace/coverage/default/32.sram_ctrl_smoke.842896237 Jul 04 07:17:24 PM PDT 24 Jul 04 07:17:43 PM PDT 24 4556039110 ps
T552 /workspace/coverage/default/27.sram_ctrl_partial_access.4060252156 Jul 04 07:16:52 PM PDT 24 Jul 04 07:19:29 PM PDT 24 2288953413 ps
T553 /workspace/coverage/default/33.sram_ctrl_smoke.900154880 Jul 04 07:17:33 PM PDT 24 Jul 04 07:17:50 PM PDT 24 811105174 ps
T554 /workspace/coverage/default/12.sram_ctrl_partial_access_b2b.3245718804 Jul 04 07:15:46 PM PDT 24 Jul 04 07:23:20 PM PDT 24 74878401649 ps
T555 /workspace/coverage/default/42.sram_ctrl_bijection.3255820122 Jul 04 07:18:49 PM PDT 24 Jul 04 07:20:15 PM PDT 24 6940382413 ps
T556 /workspace/coverage/default/0.sram_ctrl_smoke.1418980585 Jul 04 07:15:02 PM PDT 24 Jul 04 07:15:07 PM PDT 24 424758285 ps
T557 /workspace/coverage/default/30.sram_ctrl_partial_access.2717727457 Jul 04 07:17:19 PM PDT 24 Jul 04 07:17:28 PM PDT 24 466208464 ps
T558 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.3259984528 Jul 04 07:15:11 PM PDT 24 Jul 04 07:19:37 PM PDT 24 2754818807 ps
T559 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.740849154 Jul 04 07:15:30 PM PDT 24 Jul 04 07:18:16 PM PDT 24 7668463958 ps
T560 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.281182309 Jul 04 07:19:30 PM PDT 24 Jul 04 07:23:37 PM PDT 24 8364052627 ps
T561 /workspace/coverage/default/7.sram_ctrl_lc_escalation.3065942292 Jul 04 07:15:30 PM PDT 24 Jul 04 07:15:37 PM PDT 24 1695509458 ps
T562 /workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.2251848379 Jul 04 07:15:50 PM PDT 24 Jul 04 07:18:14 PM PDT 24 179009549 ps
T563 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.2162279943 Jul 04 07:18:22 PM PDT 24 Jul 04 07:23:51 PM PDT 24 6897345698 ps
T564 /workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.2792363382 Jul 04 07:15:00 PM PDT 24 Jul 04 07:15:16 PM PDT 24 111118925 ps
T565 /workspace/coverage/default/1.sram_ctrl_alert_test.389151782 Jul 04 07:15:04 PM PDT 24 Jul 04 07:15:05 PM PDT 24 58520385 ps
T566 /workspace/coverage/default/3.sram_ctrl_ram_cfg.3342214303 Jul 04 07:15:12 PM PDT 24 Jul 04 07:15:13 PM PDT 24 29394317 ps
T119 /workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.3585895532 Jul 04 07:18:58 PM PDT 24 Jul 04 07:19:28 PM PDT 24 5269054753 ps
T567 /workspace/coverage/default/13.sram_ctrl_multiple_keys.1879244257 Jul 04 07:15:45 PM PDT 24 Jul 04 07:33:06 PM PDT 24 13019007814 ps
T568 /workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.742846353 Jul 04 07:17:17 PM PDT 24 Jul 04 07:19:44 PM PDT 24 2668162214 ps
T569 /workspace/coverage/default/14.sram_ctrl_smoke.4009979045 Jul 04 07:15:46 PM PDT 24 Jul 04 07:15:59 PM PDT 24 2616382696 ps
T570 /workspace/coverage/default/44.sram_ctrl_lc_escalation.4016767506 Jul 04 07:19:15 PM PDT 24 Jul 04 07:19:22 PM PDT 24 5075883498 ps
T571 /workspace/coverage/default/42.sram_ctrl_mem_partial_access.2778375427 Jul 04 07:18:59 PM PDT 24 Jul 04 07:19:04 PM PDT 24 257815498 ps
T572 /workspace/coverage/default/15.sram_ctrl_stress_all.278842870 Jul 04 07:15:53 PM PDT 24 Jul 04 07:36:55 PM PDT 24 88384804046 ps
T573 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.87536049 Jul 04 07:16:53 PM PDT 24 Jul 04 07:30:03 PM PDT 24 13998403028 ps
T574 /workspace/coverage/default/38.sram_ctrl_multiple_keys.239781345 Jul 04 07:18:16 PM PDT 24 Jul 04 07:22:19 PM PDT 24 5095118175 ps
T575 /workspace/coverage/default/4.sram_ctrl_multiple_keys.62907237 Jul 04 07:15:11 PM PDT 24 Jul 04 07:30:32 PM PDT 24 2153924272 ps
T576 /workspace/coverage/default/34.sram_ctrl_executable.3415623315 Jul 04 07:17:45 PM PDT 24 Jul 04 07:25:49 PM PDT 24 4759723194 ps
T577 /workspace/coverage/default/23.sram_ctrl_ram_cfg.656364886 Jul 04 07:16:35 PM PDT 24 Jul 04 07:16:36 PM PDT 24 54086522 ps
T578 /workspace/coverage/default/6.sram_ctrl_access_during_key_req.3049027488 Jul 04 07:15:26 PM PDT 24 Jul 04 07:38:27 PM PDT 24 3456907038 ps
T579 /workspace/coverage/default/43.sram_ctrl_ram_cfg.2553317840 Jul 04 07:19:07 PM PDT 24 Jul 04 07:19:08 PM PDT 24 28034440 ps
T580 /workspace/coverage/default/4.sram_ctrl_lc_escalation.1913367181 Jul 04 07:15:13 PM PDT 24 Jul 04 07:15:16 PM PDT 24 157783391 ps
T581 /workspace/coverage/default/41.sram_ctrl_multiple_keys.1268352627 Jul 04 07:18:43 PM PDT 24 Jul 04 07:26:30 PM PDT 24 3606500087 ps
T582 /workspace/coverage/default/28.sram_ctrl_mem_walk.2438761638 Jul 04 07:16:58 PM PDT 24 Jul 04 07:17:05 PM PDT 24 309568401 ps
T583 /workspace/coverage/default/35.sram_ctrl_alert_test.1132500976 Jul 04 07:18:00 PM PDT 24 Jul 04 07:18:01 PM PDT 24 46843527 ps
T584 /workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.2425650978 Jul 04 07:15:31 PM PDT 24 Jul 04 07:15:42 PM PDT 24 727098360 ps
T585 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.3260796842 Jul 04 07:16:28 PM PDT 24 Jul 04 07:21:03 PM PDT 24 20890674587 ps
T94 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.2097135555 Jul 04 07:15:06 PM PDT 24 Jul 04 07:15:12 PM PDT 24 185371612 ps
T586 /workspace/coverage/default/40.sram_ctrl_partial_access.986783465 Jul 04 07:18:30 PM PDT 24 Jul 04 07:18:32 PM PDT 24 174579901 ps
T587 /workspace/coverage/default/0.sram_ctrl_alert_test.1518568918 Jul 04 07:14:58 PM PDT 24 Jul 04 07:15:00 PM PDT 24 42149709 ps
T588 /workspace/coverage/default/16.sram_ctrl_stress_pipeline.570844819 Jul 04 07:15:53 PM PDT 24 Jul 04 07:18:24 PM PDT 24 1503183950 ps
T589 /workspace/coverage/default/20.sram_ctrl_lc_escalation.2574828517 Jul 04 07:16:13 PM PDT 24 Jul 04 07:16:18 PM PDT 24 3740162975 ps
T590 /workspace/coverage/default/14.sram_ctrl_alert_test.3854641374 Jul 04 07:15:50 PM PDT 24 Jul 04 07:15:51 PM PDT 24 38157934 ps
T591 /workspace/coverage/default/47.sram_ctrl_alert_test.565675033 Jul 04 07:19:48 PM PDT 24 Jul 04 07:19:49 PM PDT 24 15271766 ps
T592 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.3806936389 Jul 04 07:16:24 PM PDT 24 Jul 04 07:16:28 PM PDT 24 209012964 ps
T593 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.3555396175 Jul 04 07:18:43 PM PDT 24 Jul 04 07:24:26 PM PDT 24 7105267405 ps
T594 /workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.269779657 Jul 04 07:15:17 PM PDT 24 Jul 04 07:21:45 PM PDT 24 6159277052 ps
T595 /workspace/coverage/default/3.sram_ctrl_stress_all.439506291 Jul 04 07:15:15 PM PDT 24 Jul 04 07:16:10 PM PDT 24 26604138937 ps
T596 /workspace/coverage/default/6.sram_ctrl_alert_test.3296851405 Jul 04 07:15:26 PM PDT 24 Jul 04 07:15:27 PM PDT 24 44719876 ps
T597 /workspace/coverage/default/24.sram_ctrl_alert_test.1517487165 Jul 04 07:16:31 PM PDT 24 Jul 04 07:16:32 PM PDT 24 11851876 ps
T598 /workspace/coverage/default/23.sram_ctrl_alert_test.2991245223 Jul 04 07:16:25 PM PDT 24 Jul 04 07:16:27 PM PDT 24 66076521 ps
T599 /workspace/coverage/default/43.sram_ctrl_mem_partial_access.3489271635 Jul 04 07:19:07 PM PDT 24 Jul 04 07:19:12 PM PDT 24 351146268 ps
T600 /workspace/coverage/default/15.sram_ctrl_access_during_key_req.2561813830 Jul 04 07:15:52 PM PDT 24 Jul 04 07:25:11 PM PDT 24 5294880711 ps
T601 /workspace/coverage/default/23.sram_ctrl_partial_access.4247213948 Jul 04 07:16:25 PM PDT 24 Jul 04 07:17:16 PM PDT 24 1747673862 ps
T602 /workspace/coverage/default/41.sram_ctrl_partial_access.2029890152 Jul 04 07:18:44 PM PDT 24 Jul 04 07:20:16 PM PDT 24 366451396 ps
T603 /workspace/coverage/default/4.sram_ctrl_partial_access.2250036119 Jul 04 07:15:10 PM PDT 24 Jul 04 07:15:13 PM PDT 24 54568532 ps
T604 /workspace/coverage/default/30.sram_ctrl_max_throughput.2107449652 Jul 04 07:17:19 PM PDT 24 Jul 04 07:18:38 PM PDT 24 294900721 ps
T605 /workspace/coverage/default/24.sram_ctrl_smoke.2347242676 Jul 04 07:16:36 PM PDT 24 Jul 04 07:16:43 PM PDT 24 60386424 ps
T606 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.1558446919 Jul 04 07:19:53 PM PDT 24 Jul 04 07:20:05 PM PDT 24 271379738 ps
T607 /workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.3518294059 Jul 04 07:18:58 PM PDT 24 Jul 04 07:19:43 PM PDT 24 216476200 ps
T608 /workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.770292162 Jul 04 07:17:19 PM PDT 24 Jul 04 07:17:56 PM PDT 24 448381096 ps
T609 /workspace/coverage/default/1.sram_ctrl_smoke.3771698236 Jul 04 07:15:00 PM PDT 24 Jul 04 07:16:50 PM PDT 24 578013393 ps
T610 /workspace/coverage/default/14.sram_ctrl_partial_access_b2b.2555646559 Jul 04 07:15:44 PM PDT 24 Jul 04 07:21:32 PM PDT 24 49514526560 ps
T611 /workspace/coverage/default/14.sram_ctrl_partial_access.2143803990 Jul 04 07:15:47 PM PDT 24 Jul 04 07:15:59 PM PDT 24 200861525 ps
T612 /workspace/coverage/default/5.sram_ctrl_smoke.296944530 Jul 04 07:15:17 PM PDT 24 Jul 04 07:15:29 PM PDT 24 2304402031 ps
T613 /workspace/coverage/default/24.sram_ctrl_mem_partial_access.3980731400 Jul 04 07:16:31 PM PDT 24 Jul 04 07:16:34 PM PDT 24 205215626 ps
T614 /workspace/coverage/default/0.sram_ctrl_ram_cfg.3972355846 Jul 04 07:15:01 PM PDT 24 Jul 04 07:15:03 PM PDT 24 90243436 ps
T615 /workspace/coverage/default/22.sram_ctrl_max_throughput.1141983180 Jul 04 07:16:30 PM PDT 24 Jul 04 07:16:33 PM PDT 24 111866999 ps
T616 /workspace/coverage/default/25.sram_ctrl_bijection.2099107604 Jul 04 07:16:40 PM PDT 24 Jul 04 07:17:00 PM PDT 24 358305532 ps
T617 /workspace/coverage/default/23.sram_ctrl_max_throughput.3322344137 Jul 04 07:16:26 PM PDT 24 Jul 04 07:17:46 PM PDT 24 131386997 ps
T618 /workspace/coverage/default/3.sram_ctrl_max_throughput.3223524155 Jul 04 07:15:06 PM PDT 24 Jul 04 07:15:32 PM PDT 24 311096753 ps
T619 /workspace/coverage/default/39.sram_ctrl_partial_access.3022832657 Jul 04 07:18:23 PM PDT 24 Jul 04 07:20:28 PM PDT 24 1200209074 ps
T28 /workspace/coverage/default/2.sram_ctrl_sec_cm.1647513967 Jul 04 07:15:08 PM PDT 24 Jul 04 07:15:10 PM PDT 24 114782347 ps
T620 /workspace/coverage/default/38.sram_ctrl_ram_cfg.2406178892 Jul 04 07:18:22 PM PDT 24 Jul 04 07:18:23 PM PDT 24 81505583 ps
T621 /workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.1007558712 Jul 04 07:17:25 PM PDT 24 Jul 04 07:18:15 PM PDT 24 122804211 ps
T622 /workspace/coverage/default/37.sram_ctrl_lc_escalation.2619323927 Jul 04 07:18:15 PM PDT 24 Jul 04 07:18:22 PM PDT 24 1353740656 ps
T623 /workspace/coverage/default/4.sram_ctrl_max_throughput.3694062793 Jul 04 07:15:11 PM PDT 24 Jul 04 07:17:10 PM PDT 24 262677751 ps
T624 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.3394664357 Jul 04 07:15:32 PM PDT 24 Jul 04 07:15:38 PM PDT 24 458524357 ps
T625 /workspace/coverage/default/5.sram_ctrl_partial_access.737778850 Jul 04 07:15:17 PM PDT 24 Jul 04 07:15:19 PM PDT 24 84498292 ps
T626 /workspace/coverage/default/15.sram_ctrl_bijection.2670512982 Jul 04 07:15:52 PM PDT 24 Jul 04 07:16:31 PM PDT 24 1679070572 ps
T627 /workspace/coverage/default/47.sram_ctrl_stress_pipeline.2120563899 Jul 04 07:19:37 PM PDT 24 Jul 04 07:24:38 PM PDT 24 11884423737 ps
T628 /workspace/coverage/default/43.sram_ctrl_stress_pipeline.3944025539 Jul 04 07:19:06 PM PDT 24 Jul 04 07:20:46 PM PDT 24 1080682835 ps
T629 /workspace/coverage/default/45.sram_ctrl_multiple_keys.2929078057 Jul 04 07:19:23 PM PDT 24 Jul 04 07:30:01 PM PDT 24 54692872275 ps
T630 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.4185269054 Jul 04 07:18:34 PM PDT 24 Jul 04 07:24:53 PM PDT 24 6206686954 ps
T631 /workspace/coverage/default/3.sram_ctrl_lc_escalation.376856445 Jul 04 07:15:09 PM PDT 24 Jul 04 07:15:18 PM PDT 24 3168441171 ps
T632 /workspace/coverage/default/12.sram_ctrl_alert_test.3972945174 Jul 04 07:15:43 PM PDT 24 Jul 04 07:15:44 PM PDT 24 124644532 ps
T633 /workspace/coverage/default/35.sram_ctrl_mem_walk.3794954647 Jul 04 07:17:59 PM PDT 24 Jul 04 07:18:04 PM PDT 24 112122392 ps
T634 /workspace/coverage/default/23.sram_ctrl_bijection.3387196199 Jul 04 07:16:28 PM PDT 24 Jul 04 07:17:16 PM PDT 24 722112737 ps
T635 /workspace/coverage/default/36.sram_ctrl_mem_partial_access.1516091343 Jul 04 07:18:06 PM PDT 24 Jul 04 07:18:09 PM PDT 24 47025139 ps
T636 /workspace/coverage/default/17.sram_ctrl_bijection.1362432075 Jul 04 07:16:01 PM PDT 24 Jul 04 07:16:16 PM PDT 24 466930709 ps
T637 /workspace/coverage/default/25.sram_ctrl_executable.882330858 Jul 04 07:16:40 PM PDT 24 Jul 04 07:26:36 PM PDT 24 2659707839 ps
T638 /workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.2148727119 Jul 04 07:15:50 PM PDT 24 Jul 04 07:20:16 PM PDT 24 29467521565 ps
T639 /workspace/coverage/default/13.sram_ctrl_mem_walk.2774437424 Jul 04 07:15:45 PM PDT 24 Jul 04 07:15:51 PM PDT 24 145494297 ps
T640 /workspace/coverage/default/4.sram_ctrl_bijection.640254047 Jul 04 07:15:12 PM PDT 24 Jul 04 07:15:39 PM PDT 24 2057156644 ps
T641 /workspace/coverage/default/25.sram_ctrl_ram_cfg.1593408524 Jul 04 07:16:39 PM PDT 24 Jul 04 07:16:40 PM PDT 24 56914156 ps
T642 /workspace/coverage/default/30.sram_ctrl_alert_test.1663011821 Jul 04 07:17:17 PM PDT 24 Jul 04 07:17:18 PM PDT 24 134434261 ps
T643 /workspace/coverage/default/32.sram_ctrl_alert_test.2621752547 Jul 04 07:17:31 PM PDT 24 Jul 04 07:17:32 PM PDT 24 97525880 ps
T644 /workspace/coverage/default/16.sram_ctrl_partial_access.406764907 Jul 04 07:15:52 PM PDT 24 Jul 04 07:16:41 PM PDT 24 782724763 ps
T645 /workspace/coverage/default/28.sram_ctrl_stress_all.796138544 Jul 04 07:17:05 PM PDT 24 Jul 04 08:37:19 PM PDT 24 11651720069 ps
T646 /workspace/coverage/default/28.sram_ctrl_stress_pipeline.3594388561 Jul 04 07:16:54 PM PDT 24 Jul 04 07:21:47 PM PDT 24 44905061765 ps
T647 /workspace/coverage/default/14.sram_ctrl_mem_walk.1860566553 Jul 04 07:15:45 PM PDT 24 Jul 04 07:15:51 PM PDT 24 105378779 ps
T648 /workspace/coverage/default/11.sram_ctrl_bijection.1508634648 Jul 04 07:15:38 PM PDT 24 Jul 04 07:16:39 PM PDT 24 2749585158 ps
T649 /workspace/coverage/default/46.sram_ctrl_ram_cfg.2539533589 Jul 04 07:19:37 PM PDT 24 Jul 04 07:19:38 PM PDT 24 83829834 ps
T650 /workspace/coverage/default/37.sram_ctrl_stress_pipeline.105360582 Jul 04 07:18:08 PM PDT 24 Jul 04 07:23:39 PM PDT 24 13832073320 ps
T651 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.126850708 Jul 04 07:17:41 PM PDT 24 Jul 04 07:17:46 PM PDT 24 97550030 ps
T652 /workspace/coverage/default/48.sram_ctrl_stress_all.935406919 Jul 04 07:19:52 PM PDT 24 Jul 04 07:42:20 PM PDT 24 67849603172 ps
T653 /workspace/coverage/default/45.sram_ctrl_stress_all.3684760878 Jul 04 07:19:31 PM PDT 24 Jul 04 08:04:36 PM PDT 24 28434457752 ps
T654 /workspace/coverage/default/28.sram_ctrl_alert_test.3430249712 Jul 04 07:17:03 PM PDT 24 Jul 04 07:17:04 PM PDT 24 25355539 ps
T655 /workspace/coverage/default/2.sram_ctrl_multiple_keys.8087398 Jul 04 07:15:05 PM PDT 24 Jul 04 07:33:32 PM PDT 24 27130683004 ps
T656 /workspace/coverage/default/1.sram_ctrl_mem_walk.1976639210 Jul 04 07:15:07 PM PDT 24 Jul 04 07:15:19 PM PDT 24 960344806 ps
T657 /workspace/coverage/default/12.sram_ctrl_regwen.2325926182 Jul 04 07:15:45 PM PDT 24 Jul 04 07:37:35 PM PDT 24 23363180197 ps
T658 /workspace/coverage/default/17.sram_ctrl_lc_escalation.3490064575 Jul 04 07:16:00 PM PDT 24 Jul 04 07:16:04 PM PDT 24 277111919 ps
T659 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.3576951818 Jul 04 07:16:36 PM PDT 24 Jul 04 07:34:00 PM PDT 24 4112030094 ps
T660 /workspace/coverage/default/26.sram_ctrl_bijection.2531945508 Jul 04 07:16:43 PM PDT 24 Jul 04 07:17:27 PM PDT 24 2469299115 ps
T661 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.2625697311 Jul 04 07:19:15 PM PDT 24 Jul 04 07:21:37 PM PDT 24 215242276 ps
T662 /workspace/coverage/default/10.sram_ctrl_lc_escalation.396913790 Jul 04 07:15:38 PM PDT 24 Jul 04 07:15:40 PM PDT 24 98845701 ps
T663 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.2374135413 Jul 04 07:16:00 PM PDT 24 Jul 04 07:16:06 PM PDT 24 62615578 ps
T664 /workspace/coverage/default/11.sram_ctrl_executable.3733036362 Jul 04 07:15:37 PM PDT 24 Jul 04 07:29:03 PM PDT 24 19834557482 ps
T665 /workspace/coverage/default/16.sram_ctrl_lc_escalation.2910983852 Jul 04 07:15:51 PM PDT 24 Jul 04 07:15:56 PM PDT 24 1860411337 ps
T666 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.3224487666 Jul 04 07:15:59 PM PDT 24 Jul 04 07:17:37 PM PDT 24 145559006 ps
T667 /workspace/coverage/default/49.sram_ctrl_lc_escalation.1886827593 Jul 04 07:20:02 PM PDT 24 Jul 04 07:20:10 PM PDT 24 567448076 ps
T668 /workspace/coverage/default/44.sram_ctrl_smoke.3825712164 Jul 04 07:19:16 PM PDT 24 Jul 04 07:20:09 PM PDT 24 1426140030 ps
T669 /workspace/coverage/default/3.sram_ctrl_multiple_keys.3296083586 Jul 04 07:15:06 PM PDT 24 Jul 04 07:18:02 PM PDT 24 20293075479 ps
T670 /workspace/coverage/default/5.sram_ctrl_ram_cfg.3511472112 Jul 04 07:15:19 PM PDT 24 Jul 04 07:15:21 PM PDT 24 153194427 ps
T671 /workspace/coverage/default/5.sram_ctrl_stress_all.2036944891 Jul 04 07:15:21 PM PDT 24 Jul 04 08:14:08 PM PDT 24 60213332445 ps
T672 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.3364392826 Jul 04 07:16:09 PM PDT 24 Jul 04 07:16:12 PM PDT 24 592744525 ps
T673 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.515869160 Jul 04 07:17:05 PM PDT 24 Jul 04 07:24:45 PM PDT 24 19034451517 ps
T674 /workspace/coverage/default/44.sram_ctrl_stress_all.4172884051 Jul 04 07:19:25 PM PDT 24 Jul 04 07:20:52 PM PDT 24 27863406908 ps
T675 /workspace/coverage/default/44.sram_ctrl_bijection.2958072047 Jul 04 07:19:15 PM PDT 24 Jul 04 07:19:54 PM PDT 24 1157233175 ps
T676 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.3605882013 Jul 04 07:15:26 PM PDT 24 Jul 04 07:20:40 PM PDT 24 37202994360 ps
T677 /workspace/coverage/default/34.sram_ctrl_access_during_key_req.1361770250 Jul 04 07:17:51 PM PDT 24 Jul 04 07:22:11 PM PDT 24 710498315 ps
T678 /workspace/coverage/default/12.sram_ctrl_mem_walk.3576920624 Jul 04 07:15:47 PM PDT 24 Jul 04 07:15:53 PM PDT 24 930474486 ps
T679 /workspace/coverage/default/42.sram_ctrl_executable.120689816 Jul 04 07:18:58 PM PDT 24 Jul 04 07:42:13 PM PDT 24 46546145678 ps
T680 /workspace/coverage/default/1.sram_ctrl_regwen.628419360 Jul 04 07:15:07 PM PDT 24 Jul 04 07:53:40 PM PDT 24 19012940234 ps
T681 /workspace/coverage/default/32.sram_ctrl_executable.383509277 Jul 04 07:17:28 PM PDT 24 Jul 04 07:35:02 PM PDT 24 38285159246 ps
T682 /workspace/coverage/default/16.sram_ctrl_stress_all.1733428241 Jul 04 07:15:59 PM PDT 24 Jul 04 08:14:21 PM PDT 24 34245307877 ps
T683 /workspace/coverage/default/45.sram_ctrl_ram_cfg.1980201246 Jul 04 07:19:25 PM PDT 24 Jul 04 07:19:26 PM PDT 24 42747213 ps
T684 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.431587225 Jul 04 07:18:25 PM PDT 24 Jul 04 07:18:47 PM PDT 24 391752255 ps
T685 /workspace/coverage/default/43.sram_ctrl_bijection.2853262234 Jul 04 07:19:08 PM PDT 24 Jul 04 07:19:28 PM PDT 24 1549052871 ps
T686 /workspace/coverage/default/10.sram_ctrl_stress_all.475667582 Jul 04 07:15:38 PM PDT 24 Jul 04 08:25:21 PM PDT 24 9622851390 ps
T687 /workspace/coverage/default/11.sram_ctrl_mem_walk.2098288124 Jul 04 07:15:38 PM PDT 24 Jul 04 07:15:50 PM PDT 24 655197535 ps
T688 /workspace/coverage/default/47.sram_ctrl_bijection.4253649867 Jul 04 07:19:37 PM PDT 24 Jul 04 07:20:38 PM PDT 24 13307368175 ps
T689 /workspace/coverage/default/10.sram_ctrl_executable.2249621405 Jul 04 07:15:38 PM PDT 24 Jul 04 07:24:24 PM PDT 24 7672418877 ps
T690 /workspace/coverage/default/38.sram_ctrl_bijection.4152973174 Jul 04 07:18:19 PM PDT 24 Jul 04 07:19:36 PM PDT 24 13264384575 ps
T691 /workspace/coverage/default/38.sram_ctrl_mem_walk.3326137440 Jul 04 07:18:24 PM PDT 24 Jul 04 07:18:35 PM PDT 24 710192714 ps
T692 /workspace/coverage/default/48.sram_ctrl_max_throughput.599436697 Jul 04 07:19:45 PM PDT 24 Jul 04 07:21:11 PM PDT 24 813753735 ps
T693 /workspace/coverage/default/36.sram_ctrl_ram_cfg.1935722040 Jul 04 07:18:07 PM PDT 24 Jul 04 07:18:08 PM PDT 24 42641889 ps
T694 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.3449404100 Jul 04 07:16:07 PM PDT 24 Jul 04 07:18:25 PM PDT 24 1620370827 ps
T695 /workspace/coverage/default/31.sram_ctrl_smoke.3722746377 Jul 04 07:17:19 PM PDT 24 Jul 04 07:19:39 PM PDT 24 521971151 ps
T696 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.1908564199 Jul 04 07:16:14 PM PDT 24 Jul 04 07:17:47 PM PDT 24 1933591308 ps
T697 /workspace/coverage/default/31.sram_ctrl_stress_pipeline.2145695340 Jul 04 07:17:19 PM PDT 24 Jul 04 07:21:29 PM PDT 24 10495629749 ps
T698 /workspace/coverage/default/48.sram_ctrl_lc_escalation.473824787 Jul 04 07:19:54 PM PDT 24 Jul 04 07:20:01 PM PDT 24 483055782 ps
T699 /workspace/coverage/default/19.sram_ctrl_ram_cfg.4199880454 Jul 04 07:16:06 PM PDT 24 Jul 04 07:16:07 PM PDT 24 34132662 ps
T700 /workspace/coverage/default/13.sram_ctrl_smoke.4237260712 Jul 04 07:15:45 PM PDT 24 Jul 04 07:15:48 PM PDT 24 178235612 ps
T701 /workspace/coverage/default/47.sram_ctrl_ram_cfg.4056927147 Jul 04 07:19:46 PM PDT 24 Jul 04 07:19:47 PM PDT 24 33131615 ps
T702 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.2653664660 Jul 04 07:15:44 PM PDT 24 Jul 04 07:15:50 PM PDT 24 120821526 ps
T703 /workspace/coverage/default/9.sram_ctrl_smoke.2224863616 Jul 04 07:15:29 PM PDT 24 Jul 04 07:15:41 PM PDT 24 383825722 ps
T704 /workspace/coverage/default/12.sram_ctrl_lc_escalation.23434289 Jul 04 07:15:44 PM PDT 24 Jul 04 07:15:49 PM PDT 24 376669600 ps
T705 /workspace/coverage/default/25.sram_ctrl_alert_test.2936132051 Jul 04 07:16:39 PM PDT 24 Jul 04 07:16:40 PM PDT 24 32867478 ps
T706 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.1546757938 Jul 04 07:17:30 PM PDT 24 Jul 04 07:17:33 PM PDT 24 188301136 ps
T51 /workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.2383440181 Jul 04 07:19:07 PM PDT 24 Jul 04 07:21:11 PM PDT 24 10039268090 ps
T707 /workspace/coverage/default/2.sram_ctrl_max_throughput.3757600425 Jul 04 07:15:05 PM PDT 24 Jul 04 07:15:51 PM PDT 24 146584547 ps
T708 /workspace/coverage/default/18.sram_ctrl_max_throughput.1144815443 Jul 04 07:16:05 PM PDT 24 Jul 04 07:16:19 PM PDT 24 72612581 ps
T709 /workspace/coverage/default/5.sram_ctrl_access_during_key_req.2392794243 Jul 04 07:15:21 PM PDT 24 Jul 04 07:37:50 PM PDT 24 36875926339 ps
T710 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.4147195753 Jul 04 07:16:06 PM PDT 24 Jul 04 07:23:32 PM PDT 24 19737886906 ps
T711 /workspace/coverage/default/23.sram_ctrl_lc_escalation.794059257 Jul 04 07:16:25 PM PDT 24 Jul 04 07:16:34 PM PDT 24 698960820 ps
T712 /workspace/coverage/default/32.sram_ctrl_mem_walk.3215486395 Jul 04 07:17:32 PM PDT 24 Jul 04 07:17:45 PM PDT 24 1851526788 ps
T713 /workspace/coverage/default/27.sram_ctrl_stress_pipeline.3816564597 Jul 04 07:16:56 PM PDT 24 Jul 04 07:19:31 PM PDT 24 5700123317 ps
T714 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.3911716636 Jul 04 07:15:50 PM PDT 24 Jul 04 07:15:55 PM PDT 24 132122001 ps
T715 /workspace/coverage/default/2.sram_ctrl_partial_access.1320932788 Jul 04 07:15:09 PM PDT 24 Jul 04 07:15:21 PM PDT 24 237080225 ps
T716 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.945165656 Jul 04 07:16:27 PM PDT 24 Jul 04 07:16:55 PM PDT 24 2172796733 ps
T717 /workspace/coverage/default/40.sram_ctrl_stress_all.3362597059 Jul 04 07:18:35 PM PDT 24 Jul 04 07:43:58 PM PDT 24 17490484602 ps
T52 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.983651745 Jul 04 07:19:35 PM PDT 24 Jul 04 07:20:32 PM PDT 24 8602778169 ps
T718 /workspace/coverage/default/11.sram_ctrl_regwen.1984612857 Jul 04 07:15:39 PM PDT 24 Jul 04 07:31:38 PM PDT 24 21640445823 ps
T719 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.2818111301 Jul 04 07:18:16 PM PDT 24 Jul 04 07:18:23 PM PDT 24 1181949091 ps
T720 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.1281706816 Jul 04 07:20:03 PM PDT 24 Jul 04 07:22:05 PM PDT 24 328265304 ps
T721 /workspace/coverage/default/48.sram_ctrl_access_during_key_req.523199888 Jul 04 07:19:55 PM PDT 24 Jul 04 07:42:56 PM PDT 24 26243088173 ps
T722 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.18074534 Jul 04 07:16:05 PM PDT 24 Jul 04 07:19:38 PM PDT 24 2152533445 ps
T723 /workspace/coverage/default/6.sram_ctrl_stress_pipeline.1539064857 Jul 04 07:15:19 PM PDT 24 Jul 04 07:20:06 PM PDT 24 2936933505 ps
T724 /workspace/coverage/default/1.sram_ctrl_multiple_keys.971676088 Jul 04 07:14:59 PM PDT 24 Jul 04 07:22:02 PM PDT 24 5116057792 ps
T725 /workspace/coverage/default/47.sram_ctrl_multiple_keys.232305225 Jul 04 07:19:36 PM PDT 24 Jul 04 07:44:34 PM PDT 24 36570409783 ps
T726 /workspace/coverage/default/28.sram_ctrl_partial_access.1191920851 Jul 04 07:16:57 PM PDT 24 Jul 04 07:17:05 PM PDT 24 164533989 ps
T727 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.2129030439 Jul 04 07:15:06 PM PDT 24 Jul 04 07:15:10 PM PDT 24 70001627 ps
T728 /workspace/coverage/default/38.sram_ctrl_alert_test.4011995281 Jul 04 07:18:23 PM PDT 24 Jul 04 07:18:25 PM PDT 24 37192558 ps
T729 /workspace/coverage/default/3.sram_ctrl_smoke.3817208610 Jul 04 07:15:11 PM PDT 24 Jul 04 07:15:29 PM PDT 24 280519117 ps
T730 /workspace/coverage/default/39.sram_ctrl_access_during_key_req.1574567688 Jul 04 07:18:32 PM PDT 24 Jul 04 07:42:36 PM PDT 24 3079537694 ps
T731 /workspace/coverage/default/36.sram_ctrl_smoke.179602021 Jul 04 07:17:59 PM PDT 24 Jul 04 07:18:29 PM PDT 24 339221126 ps
T732 /workspace/coverage/default/35.sram_ctrl_partial_access.4000862572 Jul 04 07:17:53 PM PDT 24 Jul 04 07:17:59 PM PDT 24 444868449 ps
T733 /workspace/coverage/default/1.sram_ctrl_bijection.436700752 Jul 04 07:15:04 PM PDT 24 Jul 04 07:16:15 PM PDT 24 8878359008 ps
T734 /workspace/coverage/default/38.sram_ctrl_smoke.2973555768 Jul 04 07:18:18 PM PDT 24 Jul 04 07:18:26 PM PDT 24 3733719728 ps
T735 /workspace/coverage/default/14.sram_ctrl_max_throughput.26249923 Jul 04 07:15:47 PM PDT 24 Jul 04 07:16:32 PM PDT 24 117817096 ps
T736 /workspace/coverage/default/27.sram_ctrl_max_throughput.2215233226 Jul 04 07:16:55 PM PDT 24 Jul 04 07:17:26 PM PDT 24 177823217 ps
T737 /workspace/coverage/default/1.sram_ctrl_max_throughput.3539228418 Jul 04 07:15:07 PM PDT 24 Jul 04 07:15:31 PM PDT 24 144953677 ps
T738 /workspace/coverage/default/47.sram_ctrl_lc_escalation.1044695474 Jul 04 07:19:38 PM PDT 24 Jul 04 07:19:45 PM PDT 24 1126194727 ps
T739 /workspace/coverage/default/9.sram_ctrl_lc_escalation.132447848 Jul 04 07:15:38 PM PDT 24 Jul 04 07:15:46 PM PDT 24 1240298808 ps
T740 /workspace/coverage/default/41.sram_ctrl_lc_escalation.1701531742 Jul 04 07:18:42 PM PDT 24 Jul 04 07:18:48 PM PDT 24 978751655 ps
T741 /workspace/coverage/default/41.sram_ctrl_smoke.4283603761 Jul 04 07:18:44 PM PDT 24 Jul 04 07:19:03 PM PDT 24 316262753 ps
T29 /workspace/coverage/default/0.sram_ctrl_sec_cm.2089686287 Jul 04 07:15:05 PM PDT 24 Jul 04 07:15:08 PM PDT 24 1035958748 ps
T742 /workspace/coverage/default/10.sram_ctrl_alert_test.426203949 Jul 04 07:15:36 PM PDT 24 Jul 04 07:15:37 PM PDT 24 16131265 ps
T743 /workspace/coverage/default/45.sram_ctrl_executable.2666390220 Jul 04 07:19:23 PM PDT 24 Jul 04 07:24:46 PM PDT 24 1759124874 ps
T744 /workspace/coverage/default/26.sram_ctrl_mem_walk.472381805 Jul 04 07:16:54 PM PDT 24 Jul 04 07:17:01 PM PDT 24 790386366 ps
T745 /workspace/coverage/default/36.sram_ctrl_mem_walk.2975089319 Jul 04 07:18:07 PM PDT 24 Jul 04 07:18:13 PM PDT 24 248588961 ps
T746 /workspace/coverage/default/46.sram_ctrl_regwen.1450855100 Jul 04 07:19:37 PM PDT 24 Jul 04 07:26:06 PM PDT 24 3107661132 ps
T747 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.1413274557 Jul 04 07:18:06 PM PDT 24 Jul 04 07:18:47 PM PDT 24 584482648 ps
T748 /workspace/coverage/default/10.sram_ctrl_max_throughput.1465153038 Jul 04 07:15:38 PM PDT 24 Jul 04 07:15:57 PM PDT 24 74947143 ps
T749 /workspace/coverage/default/45.sram_ctrl_partial_access.554040217 Jul 04 07:19:25 PM PDT 24 Jul 04 07:19:37 PM PDT 24 401391717 ps
T750 /workspace/coverage/default/39.sram_ctrl_executable.2953098441 Jul 04 07:18:30 PM PDT 24 Jul 04 07:27:42 PM PDT 24 2311446554 ps
T751 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.2459795837 Jul 04 07:15:25 PM PDT 24 Jul 04 07:15:32 PM PDT 24 198621167 ps
T752 /workspace/coverage/default/14.sram_ctrl_lc_escalation.1670982848 Jul 04 07:15:44 PM PDT 24 Jul 04 07:15:49 PM PDT 24 362337631 ps
T753 /workspace/coverage/default/15.sram_ctrl_lc_escalation.3860591977 Jul 04 07:15:53 PM PDT 24 Jul 04 07:15:58 PM PDT 24 768311233 ps
T754 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.2644725116 Jul 04 07:15:10 PM PDT 24 Jul 04 07:16:43 PM PDT 24 329992227 ps
T755 /workspace/coverage/default/48.sram_ctrl_mem_walk.2838372615 Jul 04 07:19:56 PM PDT 24 Jul 04 07:20:02 PM PDT 24 233757227 ps
T756 /workspace/coverage/default/7.sram_ctrl_regwen.21273224 Jul 04 07:15:31 PM PDT 24 Jul 04 07:24:13 PM PDT 24 23957532534 ps
T757 /workspace/coverage/default/30.sram_ctrl_multiple_keys.3385489296 Jul 04 07:17:16 PM PDT 24 Jul 04 07:26:31 PM PDT 24 20938568624 ps
T758 /workspace/coverage/default/38.sram_ctrl_access_during_key_req.3073058461 Jul 04 07:18:23 PM PDT 24 Jul 04 07:35:51 PM PDT 24 12312028706 ps
T759 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.4194576239 Jul 04 07:18:29 PM PDT 24 Jul 04 07:18:35 PM PDT 24 1082089843 ps
T760 /workspace/coverage/default/21.sram_ctrl_max_throughput.1404813589 Jul 04 07:16:21 PM PDT 24 Jul 04 07:18:14 PM PDT 24 152677853 ps
T761 /workspace/coverage/default/35.sram_ctrl_max_throughput.139946088 Jul 04 07:17:51 PM PDT 24 Jul 04 07:18:58 PM PDT 24 404847662 ps
T762 /workspace/coverage/default/6.sram_ctrl_partial_access.1605104495 Jul 04 07:15:19 PM PDT 24 Jul 04 07:15:26 PM PDT 24 666501019 ps
T763 /workspace/coverage/default/29.sram_ctrl_partial_access.295822376 Jul 04 07:17:05 PM PDT 24 Jul 04 07:18:51 PM PDT 24 2540117379 ps
T764 /workspace/coverage/default/27.sram_ctrl_alert_test.3454359631 Jul 04 07:16:53 PM PDT 24 Jul 04 07:16:54 PM PDT 24 39455477 ps
T765 /workspace/coverage/default/32.sram_ctrl_stress_pipeline.1141932689 Jul 04 07:17:26 PM PDT 24 Jul 04 07:22:07 PM PDT 24 27565832197 ps
T766 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.2924103052 Jul 04 07:15:47 PM PDT 24 Jul 04 07:17:49 PM PDT 24 821115071 ps
T767 /workspace/coverage/default/11.sram_ctrl_max_throughput.2865609596 Jul 04 07:15:39 PM PDT 24 Jul 04 07:16:17 PM PDT 24 370814306 ps
T768 /workspace/coverage/default/31.sram_ctrl_access_during_key_req.4238880273 Jul 04 07:17:29 PM PDT 24 Jul 04 07:50:42 PM PDT 24 8671331662 ps
T769 /workspace/coverage/default/36.sram_ctrl_regwen.4013545136 Jul 04 07:18:08 PM PDT 24 Jul 04 07:51:00 PM PDT 24 14654822445 ps
T770 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.4009183169 Jul 04 07:15:37 PM PDT 24 Jul 04 07:15:40 PM PDT 24 105613561 ps
T771 /workspace/coverage/default/34.sram_ctrl_partial_access.2978666580 Jul 04 07:17:40 PM PDT 24 Jul 04 07:17:45 PM PDT 24 265298805 ps
T772 /workspace/coverage/default/48.sram_ctrl_partial_access.2571561950 Jul 04 07:19:49 PM PDT 24 Jul 04 07:20:00 PM PDT 24 725916062 ps
T773 /workspace/coverage/default/31.sram_ctrl_ram_cfg.348844103 Jul 04 07:17:29 PM PDT 24 Jul 04 07:17:30 PM PDT 24 42215372 ps
T774 /workspace/coverage/default/17.sram_ctrl_mem_walk.3272589049 Jul 04 07:15:58 PM PDT 24 Jul 04 07:16:10 PM PDT 24 661695986 ps
T775 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.3308768 Jul 04 07:17:26 PM PDT 24 Jul 04 07:17:28 PM PDT 24 49722084 ps
T776 /workspace/coverage/default/28.sram_ctrl_partial_access_b2b.2665147679 Jul 04 07:16:58 PM PDT 24 Jul 04 07:24:54 PM PDT 24 18724722889 ps
T777 /workspace/coverage/default/19.sram_ctrl_partial_access.853197409 Jul 04 07:16:06 PM PDT 24 Jul 04 07:16:09 PM PDT 24 265861552 ps
T778 /workspace/coverage/default/8.sram_ctrl_regwen.2976151878 Jul 04 07:15:32 PM PDT 24 Jul 04 07:31:07 PM PDT 24 149755078592 ps
T779 /workspace/coverage/default/10.sram_ctrl_ram_cfg.3281766307 Jul 04 07:15:39 PM PDT 24 Jul 04 07:15:41 PM PDT 24 213298910 ps
T780 /workspace/coverage/default/14.sram_ctrl_stress_all.2830977298 Jul 04 07:15:49 PM PDT 24 Jul 04 07:57:41 PM PDT 24 31113885549 ps
T781 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.3920197686 Jul 04 07:15:46 PM PDT 24 Jul 04 07:16:42 PM PDT 24 491139105 ps
T782 /workspace/coverage/default/24.sram_ctrl_lc_escalation.524133587 Jul 04 07:16:38 PM PDT 24 Jul 04 07:16:46 PM PDT 24 4619361737 ps
T783 /workspace/coverage/default/0.sram_ctrl_regwen.3935206158 Jul 04 07:15:03 PM PDT 24 Jul 04 07:29:13 PM PDT 24 13947927999 ps
T784 /workspace/coverage/default/24.sram_ctrl_partial_access.3576277356 Jul 04 07:16:25 PM PDT 24 Jul 04 07:16:39 PM PDT 24 277969035 ps
T785 /workspace/coverage/default/33.sram_ctrl_stress_all.2641280915 Jul 04 07:17:40 PM PDT 24 Jul 04 07:36:57 PM PDT 24 29088400549 ps
T786 /workspace/coverage/default/21.sram_ctrl_partial_access_b2b.1352049858 Jul 04 07:16:19 PM PDT 24 Jul 04 07:19:23 PM PDT 24 10002144831 ps
T787 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.693132602 Jul 04 07:18:43 PM PDT 24 Jul 04 07:34:11 PM PDT 24 2849394525 ps
T788 /workspace/coverage/default/7.sram_ctrl_ram_cfg.292359261 Jul 04 07:15:30 PM PDT 24 Jul 04 07:15:31 PM PDT 24 31800793 ps
T789 /workspace/coverage/default/8.sram_ctrl_lc_escalation.1655583731 Jul 04 07:15:29 PM PDT 24 Jul 04 07:15:34 PM PDT 24 1734917831 ps
T790 /workspace/coverage/default/44.sram_ctrl_partial_access.2553515729 Jul 04 07:19:14 PM PDT 24 Jul 04 07:19:18 PM PDT 24 390644830 ps
T791 /workspace/coverage/default/4.sram_ctrl_mem_walk.23329224 Jul 04 07:15:18 PM PDT 24 Jul 04 07:15:29 PM PDT 24 347534696 ps
T792 /workspace/coverage/default/45.sram_ctrl_max_throughput.2085589995 Jul 04 07:19:23 PM PDT 24 Jul 04 07:19:48 PM PDT 24 169122329 ps
T793 /workspace/coverage/default/29.sram_ctrl_ram_cfg.2416303170 Jul 04 07:17:18 PM PDT 24 Jul 04 07:17:19 PM PDT 24 26743717 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%