Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total test records in report: 1022
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T303 /workspace/coverage/default/11.sram_ctrl_multiple_keys.541622460 Jul 13 04:40:33 PM PDT 24 Jul 13 05:08:38 PM PDT 24 18283392399 ps
T304 /workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.3943067128 Jul 13 04:41:39 PM PDT 24 Jul 13 04:42:39 PM PDT 24 1022485204 ps
T305 /workspace/coverage/default/12.sram_ctrl_alert_test.2368276012 Jul 13 04:40:36 PM PDT 24 Jul 13 04:40:38 PM PDT 24 11613419 ps
T306 /workspace/coverage/default/35.sram_ctrl_lc_escalation.3531916911 Jul 13 04:41:05 PM PDT 24 Jul 13 04:41:13 PM PDT 24 979457591 ps
T307 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.650812022 Jul 13 04:40:46 PM PDT 24 Jul 13 04:40:50 PM PDT 24 44985032 ps
T308 /workspace/coverage/default/25.sram_ctrl_alert_test.4231303007 Jul 13 04:40:48 PM PDT 24 Jul 13 04:40:51 PM PDT 24 14095228 ps
T309 /workspace/coverage/default/18.sram_ctrl_stress_all.3077364794 Jul 13 04:40:14 PM PDT 24 Jul 13 05:17:58 PM PDT 24 35920920194 ps
T310 /workspace/coverage/default/13.sram_ctrl_executable.2159220127 Jul 13 04:40:29 PM PDT 24 Jul 13 04:45:00 PM PDT 24 4082585725 ps
T311 /workspace/coverage/default/39.sram_ctrl_smoke.2622049759 Jul 13 04:41:26 PM PDT 24 Jul 13 04:42:38 PM PDT 24 104638746 ps
T312 /workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.2006741504 Jul 13 04:40:09 PM PDT 24 Jul 13 04:40:26 PM PDT 24 78258204 ps
T313 /workspace/coverage/default/21.sram_ctrl_smoke.2872320858 Jul 13 04:40:36 PM PDT 24 Jul 13 04:40:43 PM PDT 24 366842626 ps
T314 /workspace/coverage/default/34.sram_ctrl_regwen.4235275849 Jul 13 04:41:02 PM PDT 24 Jul 13 04:54:16 PM PDT 24 17134863770 ps
T315 /workspace/coverage/default/28.sram_ctrl_mem_walk.1908445483 Jul 13 04:40:54 PM PDT 24 Jul 13 04:41:02 PM PDT 24 343895784 ps
T316 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.2295131212 Jul 13 04:40:28 PM PDT 24 Jul 13 04:40:33 PM PDT 24 49894048 ps
T317 /workspace/coverage/default/15.sram_ctrl_partial_access_b2b.1575424582 Jul 13 04:40:17 PM PDT 24 Jul 13 04:44:02 PM PDT 24 13942411179 ps
T318 /workspace/coverage/default/35.sram_ctrl_smoke.1033314561 Jul 13 04:41:15 PM PDT 24 Jul 13 04:41:34 PM PDT 24 501799062 ps
T319 /workspace/coverage/default/20.sram_ctrl_executable.2594598977 Jul 13 04:40:20 PM PDT 24 Jul 13 04:41:51 PM PDT 24 7525522919 ps
T320 /workspace/coverage/default/20.sram_ctrl_regwen.2572396830 Jul 13 04:40:17 PM PDT 24 Jul 13 04:45:06 PM PDT 24 5122832140 ps
T321 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.1656800032 Jul 13 04:41:27 PM PDT 24 Jul 13 04:41:34 PM PDT 24 440328624 ps
T322 /workspace/coverage/default/47.sram_ctrl_regwen.3323330664 Jul 13 04:41:56 PM PDT 24 Jul 13 05:08:10 PM PDT 24 15964923728 ps
T323 /workspace/coverage/default/34.sram_ctrl_lc_escalation.220380046 Jul 13 04:41:16 PM PDT 24 Jul 13 04:41:21 PM PDT 24 498127663 ps
T324 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.960406058 Jul 13 04:40:12 PM PDT 24 Jul 13 04:40:19 PM PDT 24 59206564 ps
T325 /workspace/coverage/default/10.sram_ctrl_multiple_keys.1968728708 Jul 13 04:40:12 PM PDT 24 Jul 13 04:50:33 PM PDT 24 19514710497 ps
T326 /workspace/coverage/default/40.sram_ctrl_partial_access.1814155124 Jul 13 04:41:25 PM PDT 24 Jul 13 04:41:31 PM PDT 24 1256689361 ps
T327 /workspace/coverage/default/32.sram_ctrl_max_throughput.2780207772 Jul 13 04:41:06 PM PDT 24 Jul 13 04:41:08 PM PDT 24 133183856 ps
T328 /workspace/coverage/default/24.sram_ctrl_multiple_keys.2599786154 Jul 13 04:41:07 PM PDT 24 Jul 13 04:56:42 PM PDT 24 55443154201 ps
T329 /workspace/coverage/default/7.sram_ctrl_max_throughput.2870188671 Jul 13 04:40:14 PM PDT 24 Jul 13 04:40:41 PM PDT 24 260674688 ps
T91 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.3123793807 Jul 13 04:41:01 PM PDT 24 Jul 13 04:41:08 PM PDT 24 202905697 ps
T330 /workspace/coverage/default/29.sram_ctrl_alert_test.1096026663 Jul 13 04:41:31 PM PDT 24 Jul 13 04:41:33 PM PDT 24 116213720 ps
T331 /workspace/coverage/default/22.sram_ctrl_alert_test.152941229 Jul 13 04:40:47 PM PDT 24 Jul 13 04:40:50 PM PDT 24 33259889 ps
T332 /workspace/coverage/default/48.sram_ctrl_lc_escalation.280285579 Jul 13 04:41:56 PM PDT 24 Jul 13 04:42:00 PM PDT 24 245168138 ps
T333 /workspace/coverage/default/29.sram_ctrl_max_throughput.4184672510 Jul 13 04:40:56 PM PDT 24 Jul 13 04:42:23 PM PDT 24 697699303 ps
T334 /workspace/coverage/default/41.sram_ctrl_executable.88981288 Jul 13 04:41:34 PM PDT 24 Jul 13 04:48:44 PM PDT 24 19150085622 ps
T335 /workspace/coverage/default/25.sram_ctrl_stress_all.260711671 Jul 13 04:40:49 PM PDT 24 Jul 13 05:48:16 PM PDT 24 56500907346 ps
T114 /workspace/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.2427111825 Jul 13 04:40:46 PM PDT 24 Jul 13 04:43:19 PM PDT 24 6261611126 ps
T336 /workspace/coverage/default/6.sram_ctrl_access_during_key_req.1806822052 Jul 13 04:39:56 PM PDT 24 Jul 13 04:49:09 PM PDT 24 1216485815 ps
T337 /workspace/coverage/default/21.sram_ctrl_max_throughput.3543396164 Jul 13 04:40:20 PM PDT 24 Jul 13 04:40:52 PM PDT 24 361424773 ps
T338 /workspace/coverage/default/17.sram_ctrl_ram_cfg.1252356600 Jul 13 04:40:35 PM PDT 24 Jul 13 04:40:37 PM PDT 24 353593899 ps
T339 /workspace/coverage/default/31.sram_ctrl_stress_pipeline.3162256534 Jul 13 04:41:08 PM PDT 24 Jul 13 04:45:45 PM PDT 24 18014327013 ps
T340 /workspace/coverage/default/40.sram_ctrl_multiple_keys.3345971706 Jul 13 04:41:43 PM PDT 24 Jul 13 04:58:38 PM PDT 24 74352732790 ps
T341 /workspace/coverage/default/34.sram_ctrl_smoke.3419698079 Jul 13 04:41:15 PM PDT 24 Jul 13 04:41:31 PM PDT 24 245992536 ps
T342 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.461570638 Jul 13 04:40:47 PM PDT 24 Jul 13 05:05:36 PM PDT 24 24724560018 ps
T343 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.3527298089 Jul 13 04:41:39 PM PDT 24 Jul 13 04:42:05 PM PDT 24 98619140 ps
T344 /workspace/coverage/default/43.sram_ctrl_stress_all.2797322493 Jul 13 04:41:41 PM PDT 24 Jul 13 05:38:27 PM PDT 24 7080428479 ps
T345 /workspace/coverage/default/26.sram_ctrl_alert_test.3579170391 Jul 13 04:40:45 PM PDT 24 Jul 13 04:40:47 PM PDT 24 12380938 ps
T346 /workspace/coverage/default/32.sram_ctrl_mem_walk.2144900102 Jul 13 04:40:57 PM PDT 24 Jul 13 04:41:05 PM PDT 24 1337534788 ps
T347 /workspace/coverage/default/35.sram_ctrl_ram_cfg.3692760817 Jul 13 04:41:22 PM PDT 24 Jul 13 04:41:23 PM PDT 24 31684035 ps
T348 /workspace/coverage/default/40.sram_ctrl_ram_cfg.552241172 Jul 13 04:41:36 PM PDT 24 Jul 13 04:41:37 PM PDT 24 93341120 ps
T349 /workspace/coverage/default/38.sram_ctrl_mem_partial_access.162851583 Jul 13 04:41:26 PM PDT 24 Jul 13 04:41:33 PM PDT 24 296948484 ps
T350 /workspace/coverage/default/23.sram_ctrl_stress_all.1190768690 Jul 13 04:41:07 PM PDT 24 Jul 13 05:17:13 PM PDT 24 41538197564 ps
T351 /workspace/coverage/default/31.sram_ctrl_ram_cfg.3354847390 Jul 13 04:41:01 PM PDT 24 Jul 13 04:41:02 PM PDT 24 83987265 ps
T352 /workspace/coverage/default/6.sram_ctrl_smoke.3041090762 Jul 13 04:40:16 PM PDT 24 Jul 13 04:43:24 PM PDT 24 640533633 ps
T353 /workspace/coverage/default/20.sram_ctrl_max_throughput.3043482841 Jul 13 04:40:35 PM PDT 24 Jul 13 04:40:55 PM PDT 24 310158434 ps
T354 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.1315980976 Jul 13 04:42:05 PM PDT 24 Jul 13 04:53:46 PM PDT 24 3821102157 ps
T355 /workspace/coverage/default/7.sram_ctrl_mem_walk.2865310207 Jul 13 04:40:13 PM PDT 24 Jul 13 04:40:29 PM PDT 24 6536502625 ps
T356 /workspace/coverage/default/32.sram_ctrl_multiple_keys.2907242829 Jul 13 04:41:12 PM PDT 24 Jul 13 04:47:41 PM PDT 24 1806997874 ps
T357 /workspace/coverage/default/23.sram_ctrl_smoke.3229089609 Jul 13 04:40:42 PM PDT 24 Jul 13 04:40:51 PM PDT 24 947091869 ps
T358 /workspace/coverage/default/28.sram_ctrl_alert_test.759720066 Jul 13 04:41:26 PM PDT 24 Jul 13 04:41:28 PM PDT 24 88885918 ps
T359 /workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.1712446120 Jul 13 04:40:53 PM PDT 24 Jul 13 04:42:49 PM PDT 24 566994350 ps
T360 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.2806888157 Jul 13 04:40:09 PM PDT 24 Jul 13 04:44:58 PM PDT 24 5618308781 ps
T361 /workspace/coverage/default/26.sram_ctrl_regwen.2426130845 Jul 13 04:40:47 PM PDT 24 Jul 13 05:04:35 PM PDT 24 65179066010 ps
T362 /workspace/coverage/default/5.sram_ctrl_stress_all.1041152758 Jul 13 04:40:10 PM PDT 24 Jul 13 04:59:33 PM PDT 24 19829386384 ps
T363 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.465379353 Jul 13 04:41:51 PM PDT 24 Jul 13 04:42:24 PM PDT 24 96259675 ps
T364 /workspace/coverage/default/10.sram_ctrl_bijection.2563983650 Jul 13 04:40:15 PM PDT 24 Jul 13 04:41:25 PM PDT 24 3868113030 ps
T365 /workspace/coverage/default/41.sram_ctrl_partial_access_b2b.3619776046 Jul 13 04:41:32 PM PDT 24 Jul 13 04:48:03 PM PDT 24 7107317347 ps
T366 /workspace/coverage/default/47.sram_ctrl_mem_partial_access.2275120471 Jul 13 04:42:00 PM PDT 24 Jul 13 04:42:04 PM PDT 24 219055613 ps
T367 /workspace/coverage/default/37.sram_ctrl_lc_escalation.3159518283 Jul 13 04:41:19 PM PDT 24 Jul 13 04:41:23 PM PDT 24 693668831 ps
T368 /workspace/coverage/default/38.sram_ctrl_lc_escalation.1665684869 Jul 13 04:41:32 PM PDT 24 Jul 13 04:41:45 PM PDT 24 12653952993 ps
T369 /workspace/coverage/default/48.sram_ctrl_regwen.1714716306 Jul 13 04:41:57 PM PDT 24 Jul 13 05:02:26 PM PDT 24 17380783183 ps
T370 /workspace/coverage/default/18.sram_ctrl_smoke.1516577361 Jul 13 04:40:13 PM PDT 24 Jul 13 04:40:28 PM PDT 24 383557255 ps
T371 /workspace/coverage/default/11.sram_ctrl_lc_escalation.3485801207 Jul 13 04:40:12 PM PDT 24 Jul 13 04:40:19 PM PDT 24 1316513084 ps
T372 /workspace/coverage/default/11.sram_ctrl_bijection.474075577 Jul 13 04:40:09 PM PDT 24 Jul 13 04:41:00 PM PDT 24 3187414237 ps
T373 /workspace/coverage/default/46.sram_ctrl_executable.4187379322 Jul 13 04:41:47 PM PDT 24 Jul 13 04:43:06 PM PDT 24 155941533 ps
T374 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.2878896358 Jul 13 04:41:59 PM PDT 24 Jul 13 04:47:02 PM PDT 24 12327899935 ps
T375 /workspace/coverage/default/46.sram_ctrl_mem_partial_access.3102688930 Jul 13 04:41:52 PM PDT 24 Jul 13 04:41:56 PM PDT 24 423114689 ps
T376 /workspace/coverage/default/39.sram_ctrl_partial_access.2304830741 Jul 13 04:41:26 PM PDT 24 Jul 13 04:41:31 PM PDT 24 204950205 ps
T377 /workspace/coverage/default/20.sram_ctrl_mem_walk.633770081 Jul 13 04:40:22 PM PDT 24 Jul 13 04:40:30 PM PDT 24 927722042 ps
T378 /workspace/coverage/default/3.sram_ctrl_regwen.571597388 Jul 13 04:40:11 PM PDT 24 Jul 13 04:52:06 PM PDT 24 34108914472 ps
T379 /workspace/coverage/default/41.sram_ctrl_bijection.3504706784 Jul 13 04:41:33 PM PDT 24 Jul 13 04:42:04 PM PDT 24 1904050127 ps
T380 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.2543616769 Jul 13 04:41:31 PM PDT 24 Jul 13 04:45:20 PM PDT 24 4707920321 ps
T381 /workspace/coverage/default/26.sram_ctrl_mem_partial_access.4172200367 Jul 13 04:40:46 PM PDT 24 Jul 13 04:40:53 PM PDT 24 93994767 ps
T382 /workspace/coverage/default/23.sram_ctrl_executable.880749389 Jul 13 04:40:45 PM PDT 24 Jul 13 04:43:10 PM PDT 24 1661333798 ps
T383 /workspace/coverage/default/35.sram_ctrl_partial_access.400158876 Jul 13 04:41:11 PM PDT 24 Jul 13 04:41:48 PM PDT 24 2377506419 ps
T384 /workspace/coverage/default/26.sram_ctrl_stress_all.3904876703 Jul 13 04:40:46 PM PDT 24 Jul 13 04:57:13 PM PDT 24 44818695532 ps
T385 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.57474558 Jul 13 04:41:37 PM PDT 24 Jul 13 04:59:05 PM PDT 24 8478674597 ps
T386 /workspace/coverage/default/16.sram_ctrl_regwen.2627480797 Jul 13 04:40:09 PM PDT 24 Jul 13 05:09:56 PM PDT 24 74545419619 ps
T387 /workspace/coverage/default/4.sram_ctrl_stress_all.515811498 Jul 13 04:40:05 PM PDT 24 Jul 13 06:30:53 PM PDT 24 23614518295 ps
T388 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.1064893934 Jul 13 04:40:09 PM PDT 24 Jul 13 04:46:15 PM PDT 24 49916185282 ps
T389 /workspace/coverage/default/6.sram_ctrl_executable.3101242588 Jul 13 04:39:59 PM PDT 24 Jul 13 04:47:06 PM PDT 24 18164291694 ps
T390 /workspace/coverage/default/14.sram_ctrl_partial_access_b2b.253114498 Jul 13 04:40:31 PM PDT 24 Jul 13 04:45:43 PM PDT 24 26139378918 ps
T391 /workspace/coverage/default/22.sram_ctrl_ram_cfg.3621527282 Jul 13 04:40:29 PM PDT 24 Jul 13 04:40:31 PM PDT 24 33761898 ps
T392 /workspace/coverage/default/49.sram_ctrl_mem_walk.1048723611 Jul 13 04:42:12 PM PDT 24 Jul 13 04:42:17 PM PDT 24 96409316 ps
T393 /workspace/coverage/default/7.sram_ctrl_lc_escalation.1807799640 Jul 13 04:40:02 PM PDT 24 Jul 13 04:40:07 PM PDT 24 382929944 ps
T394 /workspace/coverage/default/27.sram_ctrl_ram_cfg.1996385594 Jul 13 04:40:55 PM PDT 24 Jul 13 04:40:57 PM PDT 24 26291170 ps
T395 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.2096453943 Jul 13 04:41:08 PM PDT 24 Jul 13 04:45:56 PM PDT 24 11649171012 ps
T396 /workspace/coverage/default/13.sram_ctrl_access_during_key_req.1025287062 Jul 13 04:40:23 PM PDT 24 Jul 13 05:03:09 PM PDT 24 25450576578 ps
T397 /workspace/coverage/default/14.sram_ctrl_multiple_keys.1673693556 Jul 13 04:40:16 PM PDT 24 Jul 13 04:44:06 PM PDT 24 3051804672 ps
T398 /workspace/coverage/default/9.sram_ctrl_executable.4042779349 Jul 13 04:40:08 PM PDT 24 Jul 13 04:57:59 PM PDT 24 5472568664 ps
T399 /workspace/coverage/default/41.sram_ctrl_regwen.2102191864 Jul 13 04:41:32 PM PDT 24 Jul 13 05:00:27 PM PDT 24 3080548183 ps
T400 /workspace/coverage/default/3.sram_ctrl_multiple_keys.150815302 Jul 13 04:39:43 PM PDT 24 Jul 13 04:57:33 PM PDT 24 3501173448 ps
T401 /workspace/coverage/default/10.sram_ctrl_partial_access.3523898720 Jul 13 04:40:11 PM PDT 24 Jul 13 04:40:49 PM PDT 24 133036818 ps
T402 /workspace/coverage/default/39.sram_ctrl_ram_cfg.3237533116 Jul 13 04:41:32 PM PDT 24 Jul 13 04:41:34 PM PDT 24 27982587 ps
T403 /workspace/coverage/default/35.sram_ctrl_stress_all.2486266060 Jul 13 04:41:23 PM PDT 24 Jul 13 05:39:06 PM PDT 24 174405529009 ps
T404 /workspace/coverage/default/45.sram_ctrl_stress_all.3103327115 Jul 13 04:41:48 PM PDT 24 Jul 13 05:24:53 PM PDT 24 36505200692 ps
T405 /workspace/coverage/default/48.sram_ctrl_executable.1995464392 Jul 13 04:42:01 PM PDT 24 Jul 13 04:54:05 PM PDT 24 12690444772 ps
T406 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.2441286454 Jul 13 04:40:07 PM PDT 24 Jul 13 04:40:11 PM PDT 24 86076007 ps
T407 /workspace/coverage/default/22.sram_ctrl_mem_walk.972358900 Jul 13 04:40:42 PM PDT 24 Jul 13 04:40:49 PM PDT 24 983440230 ps
T408 /workspace/coverage/default/36.sram_ctrl_mem_partial_access.168101147 Jul 13 04:41:27 PM PDT 24 Jul 13 04:41:33 PM PDT 24 91338562 ps
T409 /workspace/coverage/default/13.sram_ctrl_max_throughput.2308668882 Jul 13 04:40:25 PM PDT 24 Jul 13 04:41:53 PM PDT 24 1304460793 ps
T410 /workspace/coverage/default/16.sram_ctrl_bijection.401945526 Jul 13 04:40:16 PM PDT 24 Jul 13 04:41:26 PM PDT 24 3084991509 ps
T411 /workspace/coverage/default/34.sram_ctrl_mem_partial_access.3989842973 Jul 13 04:41:04 PM PDT 24 Jul 13 04:41:07 PM PDT 24 100396217 ps
T412 /workspace/coverage/default/14.sram_ctrl_partial_access.2781801858 Jul 13 04:40:29 PM PDT 24 Jul 13 04:40:46 PM PDT 24 1452346738 ps
T413 /workspace/coverage/default/16.sram_ctrl_max_throughput.670290939 Jul 13 04:40:16 PM PDT 24 Jul 13 04:42:32 PM PDT 24 133903403 ps
T414 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.3143296619 Jul 13 04:41:42 PM PDT 24 Jul 13 04:48:59 PM PDT 24 4351338011 ps
T415 /workspace/coverage/default/30.sram_ctrl_partial_access.1980319122 Jul 13 04:40:51 PM PDT 24 Jul 13 04:42:55 PM PDT 24 578197594 ps
T416 /workspace/coverage/default/5.sram_ctrl_mem_partial_access.3894372929 Jul 13 04:39:57 PM PDT 24 Jul 13 04:40:02 PM PDT 24 227269710 ps
T417 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.3245790729 Jul 13 04:39:42 PM PDT 24 Jul 13 04:54:57 PM PDT 24 5584964054 ps
T418 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.1967394054 Jul 13 04:40:57 PM PDT 24 Jul 13 04:45:08 PM PDT 24 10803492872 ps
T419 /workspace/coverage/default/6.sram_ctrl_lc_escalation.3544722983 Jul 13 04:40:10 PM PDT 24 Jul 13 04:40:16 PM PDT 24 587693333 ps
T420 /workspace/coverage/default/6.sram_ctrl_ram_cfg.1753861178 Jul 13 04:39:59 PM PDT 24 Jul 13 04:40:00 PM PDT 24 39651973 ps
T421 /workspace/coverage/default/34.sram_ctrl_bijection.2507619552 Jul 13 04:41:04 PM PDT 24 Jul 13 04:42:09 PM PDT 24 3004371193 ps
T422 /workspace/coverage/default/22.sram_ctrl_stress_pipeline.2795633682 Jul 13 04:40:39 PM PDT 24 Jul 13 04:45:20 PM PDT 24 2880582364 ps
T423 /workspace/coverage/default/36.sram_ctrl_partial_access.787500921 Jul 13 04:41:18 PM PDT 24 Jul 13 04:42:06 PM PDT 24 155737920 ps
T424 /workspace/coverage/default/31.sram_ctrl_executable.4187622175 Jul 13 04:41:06 PM PDT 24 Jul 13 04:52:54 PM PDT 24 125942201991 ps
T425 /workspace/coverage/default/47.sram_ctrl_stress_pipeline.3595163468 Jul 13 04:41:58 PM PDT 24 Jul 13 04:44:54 PM PDT 24 1799401421 ps
T426 /workspace/coverage/default/48.sram_ctrl_access_during_key_req.2951763666 Jul 13 04:42:01 PM PDT 24 Jul 13 04:43:12 PM PDT 24 2794089067 ps
T427 /workspace/coverage/default/8.sram_ctrl_multiple_keys.723332585 Jul 13 04:40:21 PM PDT 24 Jul 13 05:16:39 PM PDT 24 107460805880 ps
T428 /workspace/coverage/default/7.sram_ctrl_regwen.1594748359 Jul 13 04:40:01 PM PDT 24 Jul 13 04:54:08 PM PDT 24 90130007800 ps
T429 /workspace/coverage/default/28.sram_ctrl_mem_partial_access.3653258264 Jul 13 04:40:58 PM PDT 24 Jul 13 04:41:05 PM PDT 24 300795113 ps
T430 /workspace/coverage/default/38.sram_ctrl_regwen.1666416002 Jul 13 04:41:30 PM PDT 24 Jul 13 04:49:02 PM PDT 24 1973647863 ps
T431 /workspace/coverage/default/30.sram_ctrl_executable.2684460776 Jul 13 04:40:57 PM PDT 24 Jul 13 04:50:08 PM PDT 24 4405997477 ps
T432 /workspace/coverage/default/2.sram_ctrl_regwen.1407489018 Jul 13 04:39:58 PM PDT 24 Jul 13 04:46:42 PM PDT 24 730197472 ps
T433 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.4079105052 Jul 13 04:39:49 PM PDT 24 Jul 13 04:44:59 PM PDT 24 15153605954 ps
T434 /workspace/coverage/default/36.sram_ctrl_max_throughput.3846348589 Jul 13 04:41:31 PM PDT 24 Jul 13 04:43:50 PM PDT 24 194718052 ps
T435 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.4226050796 Jul 13 04:40:14 PM PDT 24 Jul 13 04:40:22 PM PDT 24 402217208 ps
T436 /workspace/coverage/default/21.sram_ctrl_mem_partial_access.3719699802 Jul 13 04:40:34 PM PDT 24 Jul 13 04:40:38 PM PDT 24 47153625 ps
T437 /workspace/coverage/default/26.sram_ctrl_lc_escalation.421808838 Jul 13 04:40:53 PM PDT 24 Jul 13 04:40:57 PM PDT 24 1778731081 ps
T438 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.366674906 Jul 13 04:41:17 PM PDT 24 Jul 13 04:41:24 PM PDT 24 214966651 ps
T439 /workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.1724652284 Jul 13 04:40:49 PM PDT 24 Jul 13 04:42:33 PM PDT 24 3210226760 ps
T440 /workspace/coverage/default/33.sram_ctrl_stress_all.1612116551 Jul 13 04:41:07 PM PDT 24 Jul 13 05:19:13 PM PDT 24 86824842486 ps
T441 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.642969068 Jul 13 04:40:14 PM PDT 24 Jul 13 04:44:15 PM PDT 24 11842843823 ps
T442 /workspace/coverage/default/4.sram_ctrl_executable.2254600560 Jul 13 04:40:05 PM PDT 24 Jul 13 04:52:33 PM PDT 24 13839502212 ps
T443 /workspace/coverage/default/4.sram_ctrl_mem_walk.678669041 Jul 13 04:40:05 PM PDT 24 Jul 13 04:40:12 PM PDT 24 342243175 ps
T444 /workspace/coverage/default/41.sram_ctrl_partial_access.2372024540 Jul 13 04:41:35 PM PDT 24 Jul 13 04:42:16 PM PDT 24 1552193212 ps
T445 /workspace/coverage/default/40.sram_ctrl_lc_escalation.1184498246 Jul 13 04:41:34 PM PDT 24 Jul 13 04:41:42 PM PDT 24 531900992 ps
T446 /workspace/coverage/default/0.sram_ctrl_ram_cfg.406374946 Jul 13 04:39:53 PM PDT 24 Jul 13 04:39:54 PM PDT 24 48418104 ps
T447 /workspace/coverage/default/44.sram_ctrl_partial_access.4141194456 Jul 13 04:41:40 PM PDT 24 Jul 13 04:41:56 PM PDT 24 1148616380 ps
T448 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.2711092079 Jul 13 04:41:13 PM PDT 24 Jul 13 04:53:03 PM PDT 24 2286704846 ps
T449 /workspace/coverage/default/39.sram_ctrl_mem_walk.4179316515 Jul 13 04:41:26 PM PDT 24 Jul 13 04:41:39 PM PDT 24 2728855728 ps
T450 /workspace/coverage/default/19.sram_ctrl_stress_all.3730446825 Jul 13 04:40:36 PM PDT 24 Jul 13 04:57:30 PM PDT 24 18058390396 ps
T451 /workspace/coverage/default/40.sram_ctrl_executable.3228922476 Jul 13 04:41:38 PM PDT 24 Jul 13 04:59:20 PM PDT 24 3648889686 ps
T452 /workspace/coverage/default/17.sram_ctrl_smoke.600875457 Jul 13 04:40:38 PM PDT 24 Jul 13 04:43:20 PM PDT 24 889832162 ps
T453 /workspace/coverage/default/2.sram_ctrl_ram_cfg.1212654573 Jul 13 04:40:15 PM PDT 24 Jul 13 04:40:21 PM PDT 24 26418471 ps
T454 /workspace/coverage/default/48.sram_ctrl_alert_test.3157552212 Jul 13 04:42:09 PM PDT 24 Jul 13 04:42:10 PM PDT 24 29687801 ps
T455 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.3142859080 Jul 13 04:40:44 PM PDT 24 Jul 13 04:48:30 PM PDT 24 59968446733 ps
T456 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.534462318 Jul 13 04:40:14 PM PDT 24 Jul 13 04:48:34 PM PDT 24 136192981914 ps
T457 /workspace/coverage/default/8.sram_ctrl_max_throughput.2430455270 Jul 13 04:40:04 PM PDT 24 Jul 13 04:40:06 PM PDT 24 69442399 ps
T458 /workspace/coverage/default/40.sram_ctrl_regwen.2372457009 Jul 13 04:41:31 PM PDT 24 Jul 13 04:47:28 PM PDT 24 20622126603 ps
T459 /workspace/coverage/default/10.sram_ctrl_max_throughput.2069863491 Jul 13 04:40:11 PM PDT 24 Jul 13 04:42:03 PM PDT 24 449231462 ps
T460 /workspace/coverage/default/35.sram_ctrl_max_throughput.2525202912 Jul 13 04:41:18 PM PDT 24 Jul 13 04:41:33 PM PDT 24 65895323 ps
T461 /workspace/coverage/default/22.sram_ctrl_executable.1975833354 Jul 13 04:40:35 PM PDT 24 Jul 13 05:02:42 PM PDT 24 18790450958 ps
T462 /workspace/coverage/default/40.sram_ctrl_mem_partial_access.4171480780 Jul 13 04:41:31 PM PDT 24 Jul 13 04:41:38 PM PDT 24 217370452 ps
T463 /workspace/coverage/default/43.sram_ctrl_bijection.1027281844 Jul 13 04:41:39 PM PDT 24 Jul 13 04:42:15 PM PDT 24 1915000343 ps
T464 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.3852148022 Jul 13 04:41:14 PM PDT 24 Jul 13 04:41:19 PM PDT 24 345600718 ps
T465 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.2328739259 Jul 13 04:41:13 PM PDT 24 Jul 13 04:55:36 PM PDT 24 3199755008 ps
T466 /workspace/coverage/default/37.sram_ctrl_executable.4127435747 Jul 13 04:41:19 PM PDT 24 Jul 13 04:49:51 PM PDT 24 8464318001 ps
T467 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.1024253192 Jul 13 04:41:08 PM PDT 24 Jul 13 04:47:35 PM PDT 24 2344337530 ps
T468 /workspace/coverage/default/36.sram_ctrl_regwen.270782923 Jul 13 04:41:29 PM PDT 24 Jul 13 05:07:36 PM PDT 24 35338335916 ps
T469 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.3041375038 Jul 13 04:40:06 PM PDT 24 Jul 13 04:42:22 PM PDT 24 168560485 ps
T470 /workspace/coverage/default/49.sram_ctrl_executable.1158416143 Jul 13 04:42:06 PM PDT 24 Jul 13 04:49:36 PM PDT 24 2191483359 ps
T471 /workspace/coverage/default/42.sram_ctrl_regwen.2445577050 Jul 13 04:41:35 PM PDT 24 Jul 13 04:51:40 PM PDT 24 10057756214 ps
T472 /workspace/coverage/default/33.sram_ctrl_stress_pipeline.955283488 Jul 13 04:41:04 PM PDT 24 Jul 13 04:45:23 PM PDT 24 10384628635 ps
T473 /workspace/coverage/default/15.sram_ctrl_partial_access.2838458337 Jul 13 04:40:09 PM PDT 24 Jul 13 04:42:04 PM PDT 24 188807434 ps
T474 /workspace/coverage/default/36.sram_ctrl_mem_walk.905477043 Jul 13 04:41:21 PM PDT 24 Jul 13 04:41:27 PM PDT 24 192131792 ps
T475 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.1728983947 Jul 13 04:40:08 PM PDT 24 Jul 13 04:40:14 PM PDT 24 680567589 ps
T476 /workspace/coverage/default/43.sram_ctrl_executable.4195488283 Jul 13 04:41:37 PM PDT 24 Jul 13 04:53:49 PM PDT 24 45402020926 ps
T477 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.4086754232 Jul 13 04:40:12 PM PDT 24 Jul 13 04:40:19 PM PDT 24 410845717 ps
T478 /workspace/coverage/default/14.sram_ctrl_mem_walk.3457617576 Jul 13 04:40:27 PM PDT 24 Jul 13 04:40:37 PM PDT 24 459153760 ps
T479 /workspace/coverage/default/41.sram_ctrl_multiple_keys.2014786920 Jul 13 04:41:33 PM PDT 24 Jul 13 04:50:46 PM PDT 24 1926938441 ps
T480 /workspace/coverage/default/6.sram_ctrl_stress_pipeline.1076885872 Jul 13 04:39:57 PM PDT 24 Jul 13 04:43:55 PM PDT 24 4866731571 ps
T481 /workspace/coverage/default/46.sram_ctrl_ram_cfg.183277415 Jul 13 04:41:52 PM PDT 24 Jul 13 04:41:54 PM PDT 24 50794768 ps
T482 /workspace/coverage/default/48.sram_ctrl_partial_access_b2b.748296652 Jul 13 04:41:57 PM PDT 24 Jul 13 04:47:16 PM PDT 24 44792790258 ps
T483 /workspace/coverage/default/41.sram_ctrl_alert_test.3909112523 Jul 13 04:41:37 PM PDT 24 Jul 13 04:41:39 PM PDT 24 30569035 ps
T484 /workspace/coverage/default/41.sram_ctrl_mem_walk.1322717784 Jul 13 04:41:33 PM PDT 24 Jul 13 04:41:47 PM PDT 24 2394251236 ps
T485 /workspace/coverage/default/39.sram_ctrl_partial_access_b2b.4096419263 Jul 13 04:41:40 PM PDT 24 Jul 13 04:45:08 PM PDT 24 3222578664 ps
T486 /workspace/coverage/default/13.sram_ctrl_alert_test.2222984082 Jul 13 04:40:15 PM PDT 24 Jul 13 04:40:21 PM PDT 24 23530155 ps
T487 /workspace/coverage/default/39.sram_ctrl_multiple_keys.1778781071 Jul 13 04:41:21 PM PDT 24 Jul 13 04:58:30 PM PDT 24 15857936010 ps
T488 /workspace/coverage/default/46.sram_ctrl_stress_all.81304432 Jul 13 04:41:52 PM PDT 24 Jul 13 05:26:13 PM PDT 24 224840479824 ps
T489 /workspace/coverage/default/24.sram_ctrl_max_throughput.2162482735 Jul 13 04:41:09 PM PDT 24 Jul 13 04:41:28 PM PDT 24 161397182 ps
T490 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.952419463 Jul 13 04:40:46 PM PDT 24 Jul 13 04:45:43 PM PDT 24 2981051884 ps
T491 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.2891699788 Jul 13 04:41:59 PM PDT 24 Jul 13 04:42:31 PM PDT 24 672954447 ps
T492 /workspace/coverage/default/18.sram_ctrl_alert_test.21079616 Jul 13 04:40:33 PM PDT 24 Jul 13 04:40:35 PM PDT 24 15014481 ps
T493 /workspace/coverage/default/1.sram_ctrl_max_throughput.193464464 Jul 13 04:39:29 PM PDT 24 Jul 13 04:40:05 PM PDT 24 428428914 ps
T494 /workspace/coverage/default/19.sram_ctrl_regwen.3347436225 Jul 13 04:40:36 PM PDT 24 Jul 13 04:59:18 PM PDT 24 16798648393 ps
T495 /workspace/coverage/default/13.sram_ctrl_ram_cfg.3762249204 Jul 13 04:40:17 PM PDT 24 Jul 13 04:40:22 PM PDT 24 78548760 ps
T496 /workspace/coverage/default/17.sram_ctrl_partial_access_b2b.1070084720 Jul 13 04:40:36 PM PDT 24 Jul 13 04:48:26 PM PDT 24 104781341538 ps
T497 /workspace/coverage/default/29.sram_ctrl_stress_all.3069924385 Jul 13 04:40:53 PM PDT 24 Jul 13 05:22:48 PM PDT 24 112835805787 ps
T498 /workspace/coverage/default/46.sram_ctrl_bijection.4184115184 Jul 13 04:41:49 PM PDT 24 Jul 13 04:42:09 PM PDT 24 4619692674 ps
T499 /workspace/coverage/default/5.sram_ctrl_max_throughput.3056435788 Jul 13 04:39:59 PM PDT 24 Jul 13 04:42:31 PM PDT 24 145952549 ps
T500 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.179195556 Jul 13 04:40:42 PM PDT 24 Jul 13 04:42:11 PM PDT 24 678466782 ps
T501 /workspace/coverage/default/17.sram_ctrl_executable.949935635 Jul 13 04:40:39 PM PDT 24 Jul 13 04:43:17 PM PDT 24 5082566682 ps
T502 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.867174974 Jul 13 04:40:08 PM PDT 24 Jul 13 04:44:49 PM PDT 24 1029757291 ps
T503 /workspace/coverage/default/1.sram_ctrl_partial_access.1444859788 Jul 13 04:39:44 PM PDT 24 Jul 13 04:39:56 PM PDT 24 929587956 ps
T504 /workspace/coverage/default/40.sram_ctrl_alert_test.3269693187 Jul 13 04:41:59 PM PDT 24 Jul 13 04:42:00 PM PDT 24 14555622 ps
T505 /workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.3702385696 Jul 13 04:40:13 PM PDT 24 Jul 13 04:40:49 PM PDT 24 135586985 ps
T506 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.2812232964 Jul 13 04:40:18 PM PDT 24 Jul 13 04:40:27 PM PDT 24 217321534 ps
T507 /workspace/coverage/default/16.sram_ctrl_executable.1829171832 Jul 13 04:40:10 PM PDT 24 Jul 13 04:56:18 PM PDT 24 8501429746 ps
T508 /workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.954533523 Jul 13 04:40:16 PM PDT 24 Jul 13 04:40:27 PM PDT 24 242656782 ps
T509 /workspace/coverage/default/33.sram_ctrl_multiple_keys.3530343452 Jul 13 04:41:18 PM PDT 24 Jul 13 04:48:27 PM PDT 24 8493723611 ps
T510 /workspace/coverage/default/48.sram_ctrl_max_throughput.666943255 Jul 13 04:42:05 PM PDT 24 Jul 13 04:42:40 PM PDT 24 91171703 ps
T511 /workspace/coverage/default/31.sram_ctrl_bijection.159763816 Jul 13 04:40:51 PM PDT 24 Jul 13 04:41:42 PM PDT 24 2188559680 ps
T512 /workspace/coverage/default/22.sram_ctrl_regwen.2551216329 Jul 13 04:40:34 PM PDT 24 Jul 13 04:57:56 PM PDT 24 15611639297 ps
T513 /workspace/coverage/default/42.sram_ctrl_alert_test.3438533929 Jul 13 04:41:40 PM PDT 24 Jul 13 04:41:42 PM PDT 24 39339324 ps
T514 /workspace/coverage/default/4.sram_ctrl_lc_escalation.2386566803 Jul 13 04:39:55 PM PDT 24 Jul 13 04:40:01 PM PDT 24 445186919 ps
T515 /workspace/coverage/default/45.sram_ctrl_executable.208494041 Jul 13 04:41:47 PM PDT 24 Jul 13 05:13:37 PM PDT 24 67194466306 ps
T516 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.1839994634 Jul 13 04:40:24 PM PDT 24 Jul 13 04:45:24 PM PDT 24 7811515303 ps
T517 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.2458810969 Jul 13 04:40:17 PM PDT 24 Jul 13 04:43:09 PM PDT 24 1846511471 ps
T518 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.3658194968 Jul 13 04:41:30 PM PDT 24 Jul 13 04:44:16 PM PDT 24 153277884 ps
T519 /workspace/coverage/default/47.sram_ctrl_ram_cfg.1802952632 Jul 13 04:42:09 PM PDT 24 Jul 13 04:42:10 PM PDT 24 72581694 ps
T520 /workspace/coverage/default/12.sram_ctrl_max_throughput.3349248710 Jul 13 04:40:20 PM PDT 24 Jul 13 04:40:31 PM PDT 24 112288376 ps
T521 /workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.1976265971 Jul 13 04:42:07 PM PDT 24 Jul 13 04:42:29 PM PDT 24 372655247 ps
T522 /workspace/coverage/default/43.sram_ctrl_partial_access_b2b.198797669 Jul 13 04:41:38 PM PDT 24 Jul 13 04:46:26 PM PDT 24 3836543572 ps
T523 /workspace/coverage/default/10.sram_ctrl_executable.375493122 Jul 13 04:40:09 PM PDT 24 Jul 13 04:47:07 PM PDT 24 2029395482 ps
T524 /workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.2522455116 Jul 13 04:41:35 PM PDT 24 Jul 13 04:41:56 PM PDT 24 161839088 ps
T525 /workspace/coverage/default/38.sram_ctrl_partial_access.2068706133 Jul 13 04:41:15 PM PDT 24 Jul 13 04:41:28 PM PDT 24 729198657 ps
T526 /workspace/coverage/default/34.sram_ctrl_executable.684266778 Jul 13 04:41:06 PM PDT 24 Jul 13 04:56:14 PM PDT 24 10839083469 ps
T527 /workspace/coverage/default/24.sram_ctrl_ram_cfg.16007047 Jul 13 04:40:47 PM PDT 24 Jul 13 04:40:50 PM PDT 24 88483726 ps
T528 /workspace/coverage/default/7.sram_ctrl_partial_access.4007967994 Jul 13 04:40:04 PM PDT 24 Jul 13 04:40:06 PM PDT 24 189345357 ps
T529 /workspace/coverage/default/28.sram_ctrl_access_during_key_req.4254360925 Jul 13 04:40:55 PM PDT 24 Jul 13 04:57:24 PM PDT 24 4619427500 ps
T530 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.2330386043 Jul 13 04:40:20 PM PDT 24 Jul 13 04:46:28 PM PDT 24 5483413539 ps
T531 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.700107257 Jul 13 04:40:05 PM PDT 24 Jul 13 04:46:36 PM PDT 24 17176537147 ps
T532 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.799408270 Jul 13 04:41:50 PM PDT 24 Jul 13 04:46:39 PM PDT 24 15888020851 ps
T533 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.2127986287 Jul 13 04:41:10 PM PDT 24 Jul 13 04:45:53 PM PDT 24 2970119097 ps
T19 /workspace/coverage/default/0.sram_ctrl_sec_cm.890485261 Jul 13 04:40:21 PM PDT 24 Jul 13 04:40:29 PM PDT 24 1151214318 ps
T534 /workspace/coverage/default/20.sram_ctrl_stress_all.810542895 Jul 13 04:40:17 PM PDT 24 Jul 13 06:08:13 PM PDT 24 55481448436 ps
T535 /workspace/coverage/default/47.sram_ctrl_partial_access_b2b.991267869 Jul 13 04:41:57 PM PDT 24 Jul 13 04:49:43 PM PDT 24 24255362284 ps
T536 /workspace/coverage/default/9.sram_ctrl_max_throughput.1059077673 Jul 13 04:40:13 PM PDT 24 Jul 13 04:40:55 PM PDT 24 190133956 ps
T537 /workspace/coverage/default/6.sram_ctrl_max_throughput.305584387 Jul 13 04:40:01 PM PDT 24 Jul 13 04:41:24 PM PDT 24 129057178 ps
T538 /workspace/coverage/default/44.sram_ctrl_multiple_keys.1133558937 Jul 13 04:41:49 PM PDT 24 Jul 13 04:48:11 PM PDT 24 1906310465 ps
T539 /workspace/coverage/default/33.sram_ctrl_executable.2770236940 Jul 13 04:41:10 PM PDT 24 Jul 13 04:51:54 PM PDT 24 1846704460 ps
T540 /workspace/coverage/default/43.sram_ctrl_alert_test.686541823 Jul 13 04:41:41 PM PDT 24 Jul 13 04:41:42 PM PDT 24 34864656 ps
T541 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.4284995154 Jul 13 04:41:22 PM PDT 24 Jul 13 04:43:05 PM PDT 24 640214408 ps
T542 /workspace/coverage/default/40.sram_ctrl_mem_walk.3821240827 Jul 13 04:41:32 PM PDT 24 Jul 13 04:41:40 PM PDT 24 1311345198 ps
T543 /workspace/coverage/default/19.sram_ctrl_alert_test.1749079985 Jul 13 04:40:16 PM PDT 24 Jul 13 04:40:21 PM PDT 24 42240739 ps
T544 /workspace/coverage/default/47.sram_ctrl_lc_escalation.3522057994 Jul 13 04:42:00 PM PDT 24 Jul 13 04:42:10 PM PDT 24 1333691842 ps
T545 /workspace/coverage/default/19.sram_ctrl_lc_escalation.1872437848 Jul 13 04:40:35 PM PDT 24 Jul 13 04:40:39 PM PDT 24 787569064 ps
T546 /workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.3284695953 Jul 13 04:40:16 PM PDT 24 Jul 13 04:42:41 PM PDT 24 3416819463 ps
T547 /workspace/coverage/default/13.sram_ctrl_bijection.1167710395 Jul 13 04:40:36 PM PDT 24 Jul 13 04:41:30 PM PDT 24 2375564060 ps
T548 /workspace/coverage/default/11.sram_ctrl_partial_access.3441081404 Jul 13 04:40:09 PM PDT 24 Jul 13 04:40:28 PM PDT 24 1765966946 ps
T549 /workspace/coverage/default/18.sram_ctrl_mem_walk.88294794 Jul 13 04:40:13 PM PDT 24 Jul 13 04:40:24 PM PDT 24 350889169 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%