Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total test records in report: 1026
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T562 /workspace/coverage/default/28.sram_ctrl_multiple_keys.1660929362 Jul 17 07:40:18 PM PDT 24 Jul 17 07:55:39 PM PDT 24 12222790632 ps
T563 /workspace/coverage/default/6.sram_ctrl_multiple_keys.3685409538 Jul 17 07:33:10 PM PDT 24 Jul 17 07:43:36 PM PDT 24 62692748294 ps
T564 /workspace/coverage/default/23.sram_ctrl_lc_escalation.507381343 Jul 17 07:39:37 PM PDT 24 Jul 17 07:39:46 PM PDT 24 699952927 ps
T565 /workspace/coverage/default/6.sram_ctrl_smoke.756731977 Jul 17 07:33:11 PM PDT 24 Jul 17 07:34:54 PM PDT 24 2762795539 ps
T566 /workspace/coverage/default/49.sram_ctrl_multiple_keys.2134439242 Jul 17 07:42:18 PM PDT 24 Jul 17 07:51:36 PM PDT 24 18909779777 ps
T567 /workspace/coverage/default/42.sram_ctrl_max_throughput.4054361133 Jul 17 07:41:28 PM PDT 24 Jul 17 07:41:51 PM PDT 24 110191497 ps
T568 /workspace/coverage/default/30.sram_ctrl_stress_all.1299032623 Jul 17 07:40:21 PM PDT 24 Jul 17 09:03:24 PM PDT 24 51628243316 ps
T569 /workspace/coverage/default/36.sram_ctrl_executable.3544569243 Jul 17 07:40:41 PM PDT 24 Jul 17 07:51:19 PM PDT 24 8694415555 ps
T570 /workspace/coverage/default/12.sram_ctrl_ram_cfg.2579775274 Jul 17 07:37:42 PM PDT 24 Jul 17 07:37:44 PM PDT 24 30746855 ps
T571 /workspace/coverage/default/46.sram_ctrl_bijection.1815158685 Jul 17 07:42:20 PM PDT 24 Jul 17 07:42:45 PM PDT 24 2045974924 ps
T572 /workspace/coverage/default/6.sram_ctrl_lc_escalation.2061725974 Jul 17 07:33:14 PM PDT 24 Jul 17 07:33:22 PM PDT 24 11016731082 ps
T573 /workspace/coverage/default/7.sram_ctrl_executable.1103136677 Jul 17 07:34:19 PM PDT 24 Jul 17 07:38:30 PM PDT 24 26119066383 ps
T574 /workspace/coverage/default/0.sram_ctrl_smoke.335237897 Jul 17 07:32:38 PM PDT 24 Jul 17 07:33:02 PM PDT 24 871098327 ps
T575 /workspace/coverage/default/14.sram_ctrl_ram_cfg.2380321101 Jul 17 07:38:16 PM PDT 24 Jul 17 07:38:18 PM PDT 24 131757622 ps
T576 /workspace/coverage/default/23.sram_ctrl_smoke.4273018057 Jul 17 07:39:38 PM PDT 24 Jul 17 07:39:41 PM PDT 24 561502990 ps
T577 /workspace/coverage/default/7.sram_ctrl_partial_access.1343096041 Jul 17 07:34:19 PM PDT 24 Jul 17 07:34:22 PM PDT 24 67749621 ps
T578 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.2637682181 Jul 17 07:37:13 PM PDT 24 Jul 17 07:37:21 PM PDT 24 128084239 ps
T579 /workspace/coverage/default/14.sram_ctrl_executable.667399661 Jul 17 07:38:21 PM PDT 24 Jul 17 07:56:25 PM PDT 24 6282062235 ps
T580 /workspace/coverage/default/6.sram_ctrl_stress_all.1427487053 Jul 17 07:34:10 PM PDT 24 Jul 17 07:37:34 PM PDT 24 17334006113 ps
T581 /workspace/coverage/default/26.sram_ctrl_ram_cfg.1964529254 Jul 17 07:40:15 PM PDT 24 Jul 17 07:40:17 PM PDT 24 91626089 ps
T582 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.2541415347 Jul 17 07:32:40 PM PDT 24 Jul 17 07:39:11 PM PDT 24 29649139264 ps
T583 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.16213561 Jul 17 07:37:10 PM PDT 24 Jul 17 07:37:16 PM PDT 24 152666434 ps
T584 /workspace/coverage/default/27.sram_ctrl_stress_pipeline.2284784989 Jul 17 07:40:16 PM PDT 24 Jul 17 07:42:35 PM PDT 24 1425412367 ps
T585 /workspace/coverage/default/33.sram_ctrl_max_throughput.2003632854 Jul 17 07:40:34 PM PDT 24 Jul 17 07:40:38 PM PDT 24 42129675 ps
T586 /workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.4254132508 Jul 17 07:39:32 PM PDT 24 Jul 17 07:49:22 PM PDT 24 4899713574 ps
T130 /workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.1816661922 Jul 17 07:40:21 PM PDT 24 Jul 17 07:40:41 PM PDT 24 558159336 ps
T587 /workspace/coverage/default/33.sram_ctrl_access_during_key_req.2798604422 Jul 17 07:40:32 PM PDT 24 Jul 17 07:47:36 PM PDT 24 6455059469 ps
T588 /workspace/coverage/default/48.sram_ctrl_ram_cfg.2081622740 Jul 17 07:42:15 PM PDT 24 Jul 17 07:42:18 PM PDT 24 49107562 ps
T589 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.2029828034 Jul 17 07:41:32 PM PDT 24 Jul 17 07:53:53 PM PDT 24 36127557841 ps
T590 /workspace/coverage/default/20.sram_ctrl_max_throughput.1461846256 Jul 17 07:39:31 PM PDT 24 Jul 17 07:40:28 PM PDT 24 997709684 ps
T591 /workspace/coverage/default/6.sram_ctrl_access_during_key_req.1876912497 Jul 17 07:33:14 PM PDT 24 Jul 17 07:46:25 PM PDT 24 2369840601 ps
T592 /workspace/coverage/default/33.sram_ctrl_stress_pipeline.3796128110 Jul 17 07:40:32 PM PDT 24 Jul 17 07:45:40 PM PDT 24 25393384190 ps
T593 /workspace/coverage/default/29.sram_ctrl_smoke.3055785490 Jul 17 07:40:03 PM PDT 24 Jul 17 07:40:19 PM PDT 24 2700495951 ps
T594 /workspace/coverage/default/5.sram_ctrl_alert_test.2970302606 Jul 17 07:33:17 PM PDT 24 Jul 17 07:33:21 PM PDT 24 14470739 ps
T595 /workspace/coverage/default/33.sram_ctrl_mem_walk.3313660120 Jul 17 07:40:34 PM PDT 24 Jul 17 07:40:41 PM PDT 24 899276382 ps
T596 /workspace/coverage/default/4.sram_ctrl_bijection.3492954394 Jul 17 07:33:06 PM PDT 24 Jul 17 07:33:44 PM PDT 24 1108636930 ps
T597 /workspace/coverage/default/43.sram_ctrl_stress_pipeline.3282363383 Jul 17 07:41:31 PM PDT 24 Jul 17 07:46:15 PM PDT 24 38157929355 ps
T598 /workspace/coverage/default/35.sram_ctrl_access_during_key_req.3151425847 Jul 17 07:40:50 PM PDT 24 Jul 17 07:46:26 PM PDT 24 932786819 ps
T599 /workspace/coverage/default/45.sram_ctrl_smoke.1001845477 Jul 17 07:41:29 PM PDT 24 Jul 17 07:43:55 PM PDT 24 1525778601 ps
T600 /workspace/coverage/default/0.sram_ctrl_regwen.3889168560 Jul 17 07:32:36 PM PDT 24 Jul 17 08:02:32 PM PDT 24 16868040119 ps
T601 /workspace/coverage/default/48.sram_ctrl_regwen.706554442 Jul 17 07:42:17 PM PDT 24 Jul 17 07:58:33 PM PDT 24 35685804115 ps
T602 /workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.3047703140 Jul 17 07:34:15 PM PDT 24 Jul 17 07:39:46 PM PDT 24 6430702288 ps
T603 /workspace/coverage/default/7.sram_ctrl_lc_escalation.563950501 Jul 17 07:34:20 PM PDT 24 Jul 17 07:34:25 PM PDT 24 4340673865 ps
T604 /workspace/coverage/default/18.sram_ctrl_smoke.2105443281 Jul 17 07:38:58 PM PDT 24 Jul 17 07:39:00 PM PDT 24 249177629 ps
T605 /workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.145331121 Jul 17 07:40:46 PM PDT 24 Jul 17 07:43:37 PM PDT 24 5228993390 ps
T606 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.3677219432 Jul 17 07:33:13 PM PDT 24 Jul 17 07:38:30 PM PDT 24 47954995013 ps
T607 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.3578200535 Jul 17 07:40:19 PM PDT 24 Jul 17 07:59:15 PM PDT 24 56538459348 ps
T50 /workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.3401844576 Jul 17 07:40:56 PM PDT 24 Jul 17 07:43:34 PM PDT 24 1554287174 ps
T608 /workspace/coverage/default/1.sram_ctrl_lc_escalation.3271350891 Jul 17 07:32:39 PM PDT 24 Jul 17 07:32:53 PM PDT 24 2306447252 ps
T131 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.3465393071 Jul 17 07:34:14 PM PDT 24 Jul 17 07:34:23 PM PDT 24 2645631530 ps
T609 /workspace/coverage/default/25.sram_ctrl_max_throughput.4094927180 Jul 17 07:40:01 PM PDT 24 Jul 17 07:40:03 PM PDT 24 48508163 ps
T610 /workspace/coverage/default/7.sram_ctrl_ram_cfg.1767963812 Jul 17 07:34:15 PM PDT 24 Jul 17 07:34:17 PM PDT 24 90319384 ps
T611 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.218943600 Jul 17 07:34:15 PM PDT 24 Jul 17 07:34:22 PM PDT 24 159824830 ps
T612 /workspace/coverage/default/15.sram_ctrl_alert_test.3229514767 Jul 17 07:38:17 PM PDT 24 Jul 17 07:38:19 PM PDT 24 35764838 ps
T613 /workspace/coverage/default/49.sram_ctrl_stress_pipeline.546890846 Jul 17 07:42:20 PM PDT 24 Jul 17 07:44:39 PM PDT 24 5832937229 ps
T614 /workspace/coverage/default/47.sram_ctrl_mem_walk.452898310 Jul 17 07:42:18 PM PDT 24 Jul 17 07:42:26 PM PDT 24 432332785 ps
T615 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.626040687 Jul 17 07:40:56 PM PDT 24 Jul 17 07:41:01 PM PDT 24 367648467 ps
T616 /workspace/coverage/default/26.sram_ctrl_mem_walk.2243135138 Jul 17 07:40:16 PM PDT 24 Jul 17 07:40:28 PM PDT 24 1758512161 ps
T617 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.3013958436 Jul 17 07:34:20 PM PDT 24 Jul 17 07:48:19 PM PDT 24 11075944457 ps
T618 /workspace/coverage/default/21.sram_ctrl_alert_test.3584013544 Jul 17 07:39:38 PM PDT 24 Jul 17 07:39:41 PM PDT 24 20510712 ps
T619 /workspace/coverage/default/10.sram_ctrl_smoke.740832947 Jul 17 07:34:14 PM PDT 24 Jul 17 07:34:34 PM PDT 24 1125762219 ps
T620 /workspace/coverage/default/48.sram_ctrl_bijection.4100175196 Jul 17 07:42:15 PM PDT 24 Jul 17 07:43:05 PM PDT 24 830365020 ps
T621 /workspace/coverage/default/13.sram_ctrl_ram_cfg.2651165666 Jul 17 07:37:44 PM PDT 24 Jul 17 07:37:46 PM PDT 24 46390159 ps
T622 /workspace/coverage/default/46.sram_ctrl_mem_walk.3168697264 Jul 17 07:42:16 PM PDT 24 Jul 17 07:42:26 PM PDT 24 148876257 ps
T623 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.1603597114 Jul 17 07:37:42 PM PDT 24 Jul 17 07:40:48 PM PDT 24 89831063755 ps
T624 /workspace/coverage/default/47.sram_ctrl_regwen.717860499 Jul 17 07:42:16 PM PDT 24 Jul 17 07:51:24 PM PDT 24 65519645438 ps
T625 /workspace/coverage/default/36.sram_ctrl_smoke.3195217809 Jul 17 07:40:41 PM PDT 24 Jul 17 07:42:58 PM PDT 24 151943499 ps
T626 /workspace/coverage/default/1.sram_ctrl_ram_cfg.4041712840 Jul 17 07:33:08 PM PDT 24 Jul 17 07:33:09 PM PDT 24 30792234 ps
T627 /workspace/coverage/default/11.sram_ctrl_stress_all.3626028570 Jul 17 07:37:45 PM PDT 24 Jul 17 08:29:16 PM PDT 24 11348704175 ps
T628 /workspace/coverage/default/32.sram_ctrl_smoke.1661007231 Jul 17 07:40:30 PM PDT 24 Jul 17 07:40:44 PM PDT 24 2512175728 ps
T629 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.3727820537 Jul 17 07:34:19 PM PDT 24 Jul 17 07:36:34 PM PDT 24 633655743 ps
T630 /workspace/coverage/default/23.sram_ctrl_regwen.2788388366 Jul 17 07:39:38 PM PDT 24 Jul 17 07:46:40 PM PDT 24 1662375433 ps
T631 /workspace/coverage/default/5.sram_ctrl_max_throughput.4192307625 Jul 17 07:33:15 PM PDT 24 Jul 17 07:33:31 PM PDT 24 77917481 ps
T632 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.2725286005 Jul 17 07:34:12 PM PDT 24 Jul 17 07:36:09 PM PDT 24 494619660 ps
T633 /workspace/coverage/default/47.sram_ctrl_executable.3326337490 Jul 17 07:42:18 PM PDT 24 Jul 17 07:44:39 PM PDT 24 696678170 ps
T634 /workspace/coverage/default/39.sram_ctrl_mem_walk.3822755220 Jul 17 07:40:55 PM PDT 24 Jul 17 07:41:02 PM PDT 24 349171046 ps
T635 /workspace/coverage/default/28.sram_ctrl_smoke.3825442816 Jul 17 07:40:14 PM PDT 24 Jul 17 07:40:25 PM PDT 24 642879422 ps
T636 /workspace/coverage/default/4.sram_ctrl_regwen.4105612610 Jul 17 07:33:17 PM PDT 24 Jul 17 07:45:55 PM PDT 24 32432134151 ps
T637 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.4069754313 Jul 17 07:40:48 PM PDT 24 Jul 17 07:59:38 PM PDT 24 20532793493 ps
T638 /workspace/coverage/default/28.sram_ctrl_stress_all.183658658 Jul 17 07:40:06 PM PDT 24 Jul 17 08:03:04 PM PDT 24 12870698452 ps
T639 /workspace/coverage/default/47.sram_ctrl_mem_partial_access.721183462 Jul 17 07:42:15 PM PDT 24 Jul 17 07:42:21 PM PDT 24 707873809 ps
T640 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.2720334706 Jul 17 07:39:39 PM PDT 24 Jul 17 07:39:45 PM PDT 24 291560611 ps
T641 /workspace/coverage/default/38.sram_ctrl_mem_partial_access.1411220606 Jul 17 07:40:55 PM PDT 24 Jul 17 07:41:00 PM PDT 24 112982855 ps
T642 /workspace/coverage/default/24.sram_ctrl_max_throughput.1272577847 Jul 17 07:39:39 PM PDT 24 Jul 17 07:41:28 PM PDT 24 2250244843 ps
T643 /workspace/coverage/default/33.sram_ctrl_stress_all.1662149900 Jul 17 07:40:31 PM PDT 24 Jul 17 08:44:19 PM PDT 24 48873763604 ps
T644 /workspace/coverage/default/15.sram_ctrl_bijection.1093208407 Jul 17 07:38:15 PM PDT 24 Jul 17 07:39:38 PM PDT 24 16410584944 ps
T645 /workspace/coverage/default/14.sram_ctrl_lc_escalation.1523053575 Jul 17 07:38:15 PM PDT 24 Jul 17 07:38:25 PM PDT 24 3753952058 ps
T646 /workspace/coverage/default/23.sram_ctrl_stress_all.1933776844 Jul 17 07:39:33 PM PDT 24 Jul 17 08:09:49 PM PDT 24 13816094515 ps
T647 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.2792576021 Jul 17 07:38:51 PM PDT 24 Jul 17 07:51:50 PM PDT 24 1887476953 ps
T648 /workspace/coverage/default/12.sram_ctrl_access_during_key_req.226504216 Jul 17 07:37:45 PM PDT 24 Jul 17 07:38:43 PM PDT 24 1355798581 ps
T649 /workspace/coverage/default/24.sram_ctrl_bijection.449899756 Jul 17 07:39:41 PM PDT 24 Jul 17 07:40:07 PM PDT 24 743346100 ps
T650 /workspace/coverage/default/10.sram_ctrl_alert_test.3129185650 Jul 17 07:34:12 PM PDT 24 Jul 17 07:34:14 PM PDT 24 14430220 ps
T651 /workspace/coverage/default/34.sram_ctrl_lc_escalation.2805971936 Jul 17 07:40:25 PM PDT 24 Jul 17 07:40:29 PM PDT 24 967974548 ps
T652 /workspace/coverage/default/21.sram_ctrl_lc_escalation.1257495009 Jul 17 07:39:33 PM PDT 24 Jul 17 07:39:42 PM PDT 24 722364481 ps
T653 /workspace/coverage/default/31.sram_ctrl_mem_walk.2259418082 Jul 17 07:40:22 PM PDT 24 Jul 17 07:40:27 PM PDT 24 102317129 ps
T654 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.2653527220 Jul 17 07:41:26 PM PDT 24 Jul 17 08:04:00 PM PDT 24 16599578754 ps
T655 /workspace/coverage/default/26.sram_ctrl_regwen.2587492561 Jul 17 07:40:04 PM PDT 24 Jul 17 07:53:21 PM PDT 24 2268416643 ps
T656 /workspace/coverage/default/41.sram_ctrl_mem_partial_access.1669529055 Jul 17 07:41:28 PM PDT 24 Jul 17 07:41:33 PM PDT 24 67805562 ps
T657 /workspace/coverage/default/4.sram_ctrl_max_throughput.979048119 Jul 17 07:33:17 PM PDT 24 Jul 17 07:33:24 PM PDT 24 182186318 ps
T658 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.1422275255 Jul 17 07:40:43 PM PDT 24 Jul 17 07:40:49 PM PDT 24 203584665 ps
T659 /workspace/coverage/default/10.sram_ctrl_multiple_keys.3463537395 Jul 17 07:34:18 PM PDT 24 Jul 17 07:54:42 PM PDT 24 70059246151 ps
T660 /workspace/coverage/default/48.sram_ctrl_mem_walk.1863194668 Jul 17 07:42:18 PM PDT 24 Jul 17 07:42:31 PM PDT 24 183556174 ps
T661 /workspace/coverage/default/16.sram_ctrl_bijection.2326033226 Jul 17 07:38:18 PM PDT 24 Jul 17 07:38:55 PM PDT 24 4240020738 ps
T662 /workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.3337634135 Jul 17 07:39:34 PM PDT 24 Jul 17 07:41:55 PM PDT 24 3724026962 ps
T663 /workspace/coverage/default/11.sram_ctrl_alert_test.1005438506 Jul 17 07:37:44 PM PDT 24 Jul 17 07:37:45 PM PDT 24 14750601 ps
T664 /workspace/coverage/default/16.sram_ctrl_stress_all.1777154669 Jul 17 07:38:19 PM PDT 24 Jul 17 08:42:05 PM PDT 24 61229241864 ps
T665 /workspace/coverage/default/8.sram_ctrl_stress_pipeline.2913386720 Jul 17 07:34:11 PM PDT 24 Jul 17 07:39:55 PM PDT 24 14662785935 ps
T666 /workspace/coverage/default/42.sram_ctrl_access_during_key_req.659978397 Jul 17 07:41:28 PM PDT 24 Jul 17 08:02:45 PM PDT 24 30014437345 ps
T667 /workspace/coverage/default/49.sram_ctrl_partial_access.3853941099 Jul 17 07:42:18 PM PDT 24 Jul 17 07:43:09 PM PDT 24 819532759 ps
T668 /workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.2639283751 Jul 17 07:40:48 PM PDT 24 Jul 17 07:40:51 PM PDT 24 103742738 ps
T669 /workspace/coverage/default/4.sram_ctrl_stress_all.3016001589 Jul 17 07:33:09 PM PDT 24 Jul 17 07:53:37 PM PDT 24 47617308277 ps
T670 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.1731724445 Jul 17 07:40:41 PM PDT 24 Jul 17 07:46:43 PM PDT 24 59123222135 ps
T671 /workspace/coverage/default/22.sram_ctrl_ram_cfg.2862633836 Jul 17 07:39:39 PM PDT 24 Jul 17 07:39:43 PM PDT 24 26726151 ps
T672 /workspace/coverage/default/4.sram_ctrl_alert_test.283388118 Jul 17 07:33:19 PM PDT 24 Jul 17 07:33:22 PM PDT 24 32309787 ps
T673 /workspace/coverage/default/20.sram_ctrl_stress_all.1540219934 Jul 17 07:39:32 PM PDT 24 Jul 17 08:22:12 PM PDT 24 174948355257 ps
T674 /workspace/coverage/default/28.sram_ctrl_regwen.85652915 Jul 17 07:40:18 PM PDT 24 Jul 17 07:50:39 PM PDT 24 15443106571 ps
T675 /workspace/coverage/default/16.sram_ctrl_max_throughput.3063340512 Jul 17 07:38:20 PM PDT 24 Jul 17 07:39:26 PM PDT 24 120499126 ps
T676 /workspace/coverage/default/32.sram_ctrl_max_throughput.2359706516 Jul 17 07:40:49 PM PDT 24 Jul 17 07:42:00 PM PDT 24 121051026 ps
T677 /workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.1342549176 Jul 17 07:39:33 PM PDT 24 Jul 17 07:39:48 PM PDT 24 346973139 ps
T678 /workspace/coverage/default/44.sram_ctrl_ram_cfg.667409524 Jul 17 07:41:20 PM PDT 24 Jul 17 07:41:22 PM PDT 24 32736773 ps
T679 /workspace/coverage/default/2.sram_ctrl_multiple_keys.1890930831 Jul 17 07:33:08 PM PDT 24 Jul 17 07:41:21 PM PDT 24 15971613959 ps
T680 /workspace/coverage/default/24.sram_ctrl_smoke.3522524437 Jul 17 07:39:32 PM PDT 24 Jul 17 07:39:52 PM PDT 24 1098526553 ps
T681 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.1990854557 Jul 17 07:38:53 PM PDT 24 Jul 17 07:47:12 PM PDT 24 3873464855 ps
T682 /workspace/coverage/default/34.sram_ctrl_multiple_keys.1367770639 Jul 17 07:40:26 PM PDT 24 Jul 17 07:48:37 PM PDT 24 7139590115 ps
T683 /workspace/coverage/default/41.sram_ctrl_smoke.3118265549 Jul 17 07:41:27 PM PDT 24 Jul 17 07:42:38 PM PDT 24 117117935 ps
T684 /workspace/coverage/default/41.sram_ctrl_regwen.3961881408 Jul 17 07:41:27 PM PDT 24 Jul 17 07:50:49 PM PDT 24 65700681834 ps
T685 /workspace/coverage/default/25.sram_ctrl_regwen.3214403772 Jul 17 07:40:04 PM PDT 24 Jul 17 07:52:25 PM PDT 24 8421978679 ps
T686 /workspace/coverage/default/27.sram_ctrl_regwen.945201567 Jul 17 07:40:15 PM PDT 24 Jul 17 08:04:48 PM PDT 24 33066552534 ps
T687 /workspace/coverage/default/4.sram_ctrl_executable.3739722804 Jul 17 07:33:19 PM PDT 24 Jul 17 07:42:35 PM PDT 24 3524234988 ps
T688 /workspace/coverage/default/34.sram_ctrl_executable.1184717337 Jul 17 07:40:27 PM PDT 24 Jul 17 07:54:29 PM PDT 24 5390794791 ps
T689 /workspace/coverage/default/39.sram_ctrl_smoke.688544534 Jul 17 07:40:56 PM PDT 24 Jul 17 07:40:58 PM PDT 24 64898895 ps
T690 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.2726411434 Jul 17 07:38:18 PM PDT 24 Jul 17 07:38:22 PM PDT 24 52990741 ps
T691 /workspace/coverage/default/8.sram_ctrl_regwen.787856935 Jul 17 07:34:17 PM PDT 24 Jul 17 07:53:16 PM PDT 24 67461371729 ps
T692 /workspace/coverage/default/16.sram_ctrl_executable.717441978 Jul 17 07:38:45 PM PDT 24 Jul 17 07:42:18 PM PDT 24 732132780 ps
T693 /workspace/coverage/default/6.sram_ctrl_alert_test.2180439414 Jul 17 07:34:16 PM PDT 24 Jul 17 07:34:17 PM PDT 24 27409931 ps
T694 /workspace/coverage/default/21.sram_ctrl_stress_all.3479191580 Jul 17 07:39:33 PM PDT 24 Jul 17 08:30:49 PM PDT 24 43768052594 ps
T695 /workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.2675404062 Jul 17 07:38:15 PM PDT 24 Jul 17 07:40:42 PM PDT 24 1053347799 ps
T696 /workspace/coverage/default/12.sram_ctrl_regwen.2910837508 Jul 17 07:37:41 PM PDT 24 Jul 17 07:51:28 PM PDT 24 177195447636 ps
T697 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.3863881464 Jul 17 07:42:18 PM PDT 24 Jul 17 07:42:24 PM PDT 24 125199544 ps
T698 /workspace/coverage/default/22.sram_ctrl_partial_access_b2b.2471090142 Jul 17 07:39:35 PM PDT 24 Jul 17 07:44:13 PM PDT 24 10239750631 ps
T699 /workspace/coverage/default/21.sram_ctrl_ram_cfg.1964255663 Jul 17 07:39:09 PM PDT 24 Jul 17 07:39:10 PM PDT 24 53595394 ps
T700 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.2213808006 Jul 17 07:40:03 PM PDT 24 Jul 17 07:55:58 PM PDT 24 66228149583 ps
T701 /workspace/coverage/default/29.sram_ctrl_ram_cfg.1775733366 Jul 17 07:40:17 PM PDT 24 Jul 17 07:40:20 PM PDT 24 76279941 ps
T132 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.1619666780 Jul 17 07:42:16 PM PDT 24 Jul 17 07:43:00 PM PDT 24 2786326753 ps
T702 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.4238802375 Jul 17 07:34:17 PM PDT 24 Jul 17 07:38:27 PM PDT 24 11406352457 ps
T703 /workspace/coverage/default/5.sram_ctrl_bijection.2652995265 Jul 17 07:33:18 PM PDT 24 Jul 17 07:33:36 PM PDT 24 448654061 ps
T133 /workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.3965149684 Jul 17 07:42:18 PM PDT 24 Jul 17 07:43:57 PM PDT 24 3360189020 ps
T704 /workspace/coverage/default/13.sram_ctrl_alert_test.4110139760 Jul 17 07:37:45 PM PDT 24 Jul 17 07:37:47 PM PDT 24 22550152 ps
T705 /workspace/coverage/default/28.sram_ctrl_alert_test.1582596415 Jul 17 07:40:04 PM PDT 24 Jul 17 07:40:06 PM PDT 24 17031653 ps
T706 /workspace/coverage/default/38.sram_ctrl_lc_escalation.2489804347 Jul 17 07:40:56 PM PDT 24 Jul 17 07:41:05 PM PDT 24 684289247 ps
T707 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.980879051 Jul 17 07:41:32 PM PDT 24 Jul 17 07:46:57 PM PDT 24 3509709949 ps
T708 /workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.4123610936 Jul 17 07:40:58 PM PDT 24 Jul 17 07:41:09 PM PDT 24 2171709891 ps
T709 /workspace/coverage/default/44.sram_ctrl_lc_escalation.2139411825 Jul 17 07:41:35 PM PDT 24 Jul 17 07:41:44 PM PDT 24 4587786376 ps
T710 /workspace/coverage/default/35.sram_ctrl_bijection.1803251921 Jul 17 07:40:35 PM PDT 24 Jul 17 07:41:11 PM PDT 24 7891539870 ps
T711 /workspace/coverage/default/31.sram_ctrl_executable.1508788982 Jul 17 07:40:25 PM PDT 24 Jul 17 08:10:52 PM PDT 24 33801896541 ps
T712 /workspace/coverage/default/0.sram_ctrl_multiple_keys.2278265097 Jul 17 07:32:35 PM PDT 24 Jul 17 07:33:35 PM PDT 24 6347172806 ps
T713 /workspace/coverage/default/14.sram_ctrl_multiple_keys.347266402 Jul 17 07:37:46 PM PDT 24 Jul 17 07:39:46 PM PDT 24 2865249569 ps
T714 /workspace/coverage/default/33.sram_ctrl_partial_access.445547050 Jul 17 07:40:35 PM PDT 24 Jul 17 07:41:41 PM PDT 24 377044608 ps
T715 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.3864586117 Jul 17 07:38:13 PM PDT 24 Jul 17 07:38:16 PM PDT 24 176161696 ps
T716 /workspace/coverage/default/48.sram_ctrl_lc_escalation.4119504965 Jul 17 07:42:19 PM PDT 24 Jul 17 07:42:30 PM PDT 24 870912964 ps
T717 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.869835501 Jul 17 07:38:50 PM PDT 24 Jul 17 07:39:12 PM PDT 24 982941942 ps
T718 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.2129418738 Jul 17 07:39:39 PM PDT 24 Jul 17 07:56:09 PM PDT 24 3670468320 ps
T719 /workspace/coverage/default/30.sram_ctrl_mem_walk.2469563467 Jul 17 07:40:41 PM PDT 24 Jul 17 07:40:49 PM PDT 24 350744937 ps
T134 /workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.3041468776 Jul 17 07:38:51 PM PDT 24 Jul 17 07:39:51 PM PDT 24 7727362144 ps
T720 /workspace/coverage/default/36.sram_ctrl_max_throughput.1609661454 Jul 17 07:40:48 PM PDT 24 Jul 17 07:41:28 PM PDT 24 362197952 ps
T721 /workspace/coverage/default/43.sram_ctrl_ram_cfg.1564517413 Jul 17 07:41:31 PM PDT 24 Jul 17 07:41:35 PM PDT 24 56582019 ps
T722 /workspace/coverage/default/47.sram_ctrl_partial_access.888553385 Jul 17 07:42:16 PM PDT 24 Jul 17 07:42:37 PM PDT 24 913660525 ps
T723 /workspace/coverage/default/28.sram_ctrl_mem_partial_access.4213017618 Jul 17 07:40:03 PM PDT 24 Jul 17 07:40:08 PM PDT 24 67529728 ps
T724 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.821766365 Jul 17 07:40:41 PM PDT 24 Jul 17 07:40:46 PM PDT 24 62531221 ps
T725 /workspace/coverage/default/41.sram_ctrl_alert_test.3674807299 Jul 17 07:41:27 PM PDT 24 Jul 17 07:41:29 PM PDT 24 54173330 ps
T726 /workspace/coverage/default/45.sram_ctrl_mem_walk.1779634311 Jul 17 07:41:30 PM PDT 24 Jul 17 07:41:42 PM PDT 24 1220746386 ps
T727 /workspace/coverage/default/15.sram_ctrl_executable.2828942634 Jul 17 07:38:19 PM PDT 24 Jul 17 07:52:45 PM PDT 24 2895030328 ps
T728 /workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.2638553201 Jul 17 07:39:33 PM PDT 24 Jul 17 07:39:38 PM PDT 24 247424919 ps
T729 /workspace/coverage/default/10.sram_ctrl_bijection.1104600149 Jul 17 07:34:15 PM PDT 24 Jul 17 07:34:46 PM PDT 24 1321188717 ps
T730 /workspace/coverage/default/41.sram_ctrl_multiple_keys.2109026563 Jul 17 07:41:33 PM PDT 24 Jul 17 08:01:02 PM PDT 24 12476228051 ps
T731 /workspace/coverage/default/49.sram_ctrl_bijection.978553458 Jul 17 07:42:20 PM PDT 24 Jul 17 07:43:16 PM PDT 24 2858148015 ps
T732 /workspace/coverage/default/13.sram_ctrl_max_throughput.1206507905 Jul 17 07:37:42 PM PDT 24 Jul 17 07:38:16 PM PDT 24 92988240 ps
T733 /workspace/coverage/default/4.sram_ctrl_access_during_key_req.3045072269 Jul 17 07:33:16 PM PDT 24 Jul 17 07:46:23 PM PDT 24 2766670711 ps
T734 /workspace/coverage/default/7.sram_ctrl_multiple_keys.386419555 Jul 17 07:34:14 PM PDT 24 Jul 17 07:48:02 PM PDT 24 81530737521 ps
T735 /workspace/coverage/default/47.sram_ctrl_lc_escalation.1955885986 Jul 17 07:42:14 PM PDT 24 Jul 17 07:42:24 PM PDT 24 3272069967 ps
T736 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.3790980753 Jul 17 07:41:30 PM PDT 24 Jul 17 07:44:36 PM PDT 24 7898760316 ps
T737 /workspace/coverage/default/36.sram_ctrl_partial_access_b2b.2669537530 Jul 17 07:41:21 PM PDT 24 Jul 17 07:49:38 PM PDT 24 70840833810 ps
T738 /workspace/coverage/default/9.sram_ctrl_multiple_keys.2949667179 Jul 17 07:34:18 PM PDT 24 Jul 17 07:49:05 PM PDT 24 15418363561 ps
T739 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.8097414 Jul 17 07:40:45 PM PDT 24 Jul 17 07:41:04 PM PDT 24 1715571052 ps
T740 /workspace/coverage/default/37.sram_ctrl_max_throughput.459541470 Jul 17 07:40:44 PM PDT 24 Jul 17 07:41:53 PM PDT 24 235436453 ps
T741 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.1666530602 Jul 17 07:40:58 PM PDT 24 Jul 17 07:41:01 PM PDT 24 77969707 ps
T742 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.1560592908 Jul 17 07:40:52 PM PDT 24 Jul 17 07:43:59 PM PDT 24 2676993022 ps
T743 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.2495974711 Jul 17 07:40:57 PM PDT 24 Jul 17 07:43:02 PM PDT 24 293584313 ps
T744 /workspace/coverage/default/25.sram_ctrl_alert_test.1163828987 Jul 17 07:40:07 PM PDT 24 Jul 17 07:40:09 PM PDT 24 16263762 ps
T745 /workspace/coverage/default/34.sram_ctrl_access_during_key_req.832088317 Jul 17 07:40:24 PM PDT 24 Jul 17 07:55:46 PM PDT 24 6893821282 ps
T746 /workspace/coverage/default/29.sram_ctrl_mem_walk.3382872458 Jul 17 07:40:08 PM PDT 24 Jul 17 07:40:20 PM PDT 24 663083600 ps
T747 /workspace/coverage/default/36.sram_ctrl_ram_cfg.608400870 Jul 17 07:40:41 PM PDT 24 Jul 17 07:40:43 PM PDT 24 30800479 ps
T748 /workspace/coverage/default/12.sram_ctrl_partial_access_b2b.176277639 Jul 17 07:37:44 PM PDT 24 Jul 17 07:41:33 PM PDT 24 12096909304 ps
T749 /workspace/coverage/default/8.sram_ctrl_mem_walk.135072161 Jul 17 07:34:19 PM PDT 24 Jul 17 07:34:25 PM PDT 24 77559840 ps
T750 /workspace/coverage/default/47.sram_ctrl_ram_cfg.2106365707 Jul 17 07:42:16 PM PDT 24 Jul 17 07:42:19 PM PDT 24 67723411 ps
T751 /workspace/coverage/default/19.sram_ctrl_max_throughput.386220274 Jul 17 07:38:57 PM PDT 24 Jul 17 07:39:13 PM PDT 24 75465551 ps
T752 /workspace/coverage/default/20.sram_ctrl_alert_test.1867284421 Jul 17 07:39:32 PM PDT 24 Jul 17 07:39:34 PM PDT 24 36785854 ps
T753 /workspace/coverage/default/21.sram_ctrl_multiple_keys.3058637870 Jul 17 07:39:29 PM PDT 24 Jul 17 07:44:54 PM PDT 24 74904800834 ps
T754 /workspace/coverage/default/9.sram_ctrl_partial_access.2582358444 Jul 17 07:34:18 PM PDT 24 Jul 17 07:34:22 PM PDT 24 139951565 ps
T755 /workspace/coverage/default/7.sram_ctrl_mem_walk.313310664 Jul 17 07:34:15 PM PDT 24 Jul 17 07:34:27 PM PDT 24 702887911 ps
T756 /workspace/coverage/default/2.sram_ctrl_mem_walk.2726675335 Jul 17 07:33:18 PM PDT 24 Jul 17 07:33:33 PM PDT 24 582146154 ps
T757 /workspace/coverage/default/14.sram_ctrl_max_throughput.3294954191 Jul 17 07:38:21 PM PDT 24 Jul 17 07:38:33 PM PDT 24 66847899 ps
T758 /workspace/coverage/default/4.sram_ctrl_partial_access.2887607231 Jul 17 07:33:15 PM PDT 24 Jul 17 07:33:37 PM PDT 24 1867801904 ps
T759 /workspace/coverage/default/31.sram_ctrl_lc_escalation.133874301 Jul 17 07:40:23 PM PDT 24 Jul 17 07:40:29 PM PDT 24 1652931243 ps
T760 /workspace/coverage/default/11.sram_ctrl_bijection.4173462754 Jul 17 07:34:19 PM PDT 24 Jul 17 07:35:14 PM PDT 24 3615612110 ps
T761 /workspace/coverage/default/34.sram_ctrl_partial_access_b2b.3907946275 Jul 17 07:40:25 PM PDT 24 Jul 17 07:45:55 PM PDT 24 12907900857 ps
T762 /workspace/coverage/default/24.sram_ctrl_partial_access.886190122 Jul 17 07:39:35 PM PDT 24 Jul 17 07:39:38 PM PDT 24 293752146 ps
T763 /workspace/coverage/default/33.sram_ctrl_bijection.214087599 Jul 17 07:40:28 PM PDT 24 Jul 17 07:40:58 PM PDT 24 544037856 ps
T764 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.1550699128 Jul 17 07:39:30 PM PDT 24 Jul 17 07:39:54 PM PDT 24 86469905 ps
T765 /workspace/coverage/default/20.sram_ctrl_executable.1490029065 Jul 17 07:39:38 PM PDT 24 Jul 17 07:45:30 PM PDT 24 28766328945 ps
T766 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.2830995285 Jul 17 07:39:39 PM PDT 24 Jul 17 07:45:33 PM PDT 24 6164016723 ps
T767 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.1562318780 Jul 17 07:40:32 PM PDT 24 Jul 17 07:40:34 PM PDT 24 41473087 ps
T768 /workspace/coverage/default/29.sram_ctrl_bijection.28209706 Jul 17 07:40:08 PM PDT 24 Jul 17 07:41:30 PM PDT 24 21275903016 ps
T769 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.1887154903 Jul 17 07:33:08 PM PDT 24 Jul 17 07:33:12 PM PDT 24 58308601 ps
T770 /workspace/coverage/default/8.sram_ctrl_stress_all.2519048865 Jul 17 07:34:18 PM PDT 24 Jul 17 07:37:46 PM PDT 24 10153055829 ps
T771 /workspace/coverage/default/12.sram_ctrl_mem_walk.3875575286 Jul 17 07:37:40 PM PDT 24 Jul 17 07:37:47 PM PDT 24 795711725 ps
T772 /workspace/coverage/default/0.sram_ctrl_max_throughput.1966131485 Jul 17 07:32:36 PM PDT 24 Jul 17 07:32:51 PM PDT 24 59988629 ps
T773 /workspace/coverage/default/47.sram_ctrl_max_throughput.40492499 Jul 17 07:42:20 PM PDT 24 Jul 17 07:42:24 PM PDT 24 42735205 ps
T774 /workspace/coverage/default/40.sram_ctrl_multiple_keys.978496163 Jul 17 07:41:28 PM PDT 24 Jul 17 08:00:18 PM PDT 24 22975015934 ps
T775 /workspace/coverage/default/20.sram_ctrl_ram_cfg.67357519 Jul 17 07:39:32 PM PDT 24 Jul 17 07:39:33 PM PDT 24 273991772 ps
T776 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.4076369449 Jul 17 07:41:25 PM PDT 24 Jul 17 07:42:55 PM PDT 24 2961988511 ps
T777 /workspace/coverage/default/0.sram_ctrl_mem_walk.2925703854 Jul 17 07:32:37 PM PDT 24 Jul 17 07:32:50 PM PDT 24 1057067425 ps
T778 /workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.3427966915 Jul 17 07:38:17 PM PDT 24 Jul 17 07:38:22 PM PDT 24 219101437 ps
T779 /workspace/coverage/default/45.sram_ctrl_alert_test.928741042 Jul 17 07:42:16 PM PDT 24 Jul 17 07:42:20 PM PDT 24 31048138 ps
T780 /workspace/coverage/default/29.sram_ctrl_alert_test.3163179975 Jul 17 07:40:17 PM PDT 24 Jul 17 07:40:19 PM PDT 24 15949890 ps
T781 /workspace/coverage/default/39.sram_ctrl_max_throughput.2278545923 Jul 17 07:40:58 PM PDT 24 Jul 17 07:41:13 PM PDT 24 84716220 ps
T782 /workspace/coverage/default/36.sram_ctrl_lc_escalation.1164343717 Jul 17 07:40:39 PM PDT 24 Jul 17 07:40:44 PM PDT 24 522566450 ps
T783 /workspace/coverage/default/37.sram_ctrl_partial_access.1743722049 Jul 17 07:40:51 PM PDT 24 Jul 17 07:41:05 PM PDT 24 633776706 ps
T784 /workspace/coverage/default/18.sram_ctrl_partial_access.2755692979 Jul 17 07:38:51 PM PDT 24 Jul 17 07:39:10 PM PDT 24 1288762451 ps
T785 /workspace/coverage/default/38.sram_ctrl_access_during_key_req.250869519 Jul 17 07:40:58 PM PDT 24 Jul 17 07:56:44 PM PDT 24 17953704924 ps
T786 /workspace/coverage/default/1.sram_ctrl_executable.3282439761 Jul 17 07:33:07 PM PDT 24 Jul 17 07:44:58 PM PDT 24 55314303262 ps
T787 /workspace/coverage/default/28.sram_ctrl_bijection.790693374 Jul 17 07:40:20 PM PDT 24 Jul 17 07:40:47 PM PDT 24 2355353639 ps
T788 /workspace/coverage/default/15.sram_ctrl_multiple_keys.741252087 Jul 17 07:38:21 PM PDT 24 Jul 17 07:54:42 PM PDT 24 13292707699 ps
T789 /workspace/coverage/default/7.sram_ctrl_alert_test.4108859292 Jul 17 07:34:20 PM PDT 24 Jul 17 07:34:22 PM PDT 24 33075987 ps
T790 /workspace/coverage/default/17.sram_ctrl_stress_pipeline.16907266 Jul 17 07:38:57 PM PDT 24 Jul 17 07:41:48 PM PDT 24 1798268592 ps
T791 /workspace/coverage/default/22.sram_ctrl_max_throughput.1241941253 Jul 17 07:39:38 PM PDT 24 Jul 17 07:41:24 PM PDT 24 486979236 ps
T792 /workspace/coverage/default/31.sram_ctrl_ram_cfg.2226825775 Jul 17 07:40:22 PM PDT 24 Jul 17 07:40:23 PM PDT 24 82601095 ps
T793 /workspace/coverage/default/41.sram_ctrl_executable.310043308 Jul 17 07:41:28 PM PDT 24 Jul 17 07:56:15 PM PDT 24 16231239242 ps
T794 /workspace/coverage/default/41.sram_ctrl_lc_escalation.904684235 Jul 17 07:41:29 PM PDT 24 Jul 17 07:41:41 PM PDT 24 722888438 ps
T795 /workspace/coverage/default/16.sram_ctrl_lc_escalation.2054066067 Jul 17 07:38:19 PM PDT 24 Jul 17 07:38:26 PM PDT 24 1158061047 ps
T796 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.2888912746 Jul 17 07:32:39 PM PDT 24 Jul 17 07:32:49 PM PDT 24 98266515 ps
T797 /workspace/coverage/default/36.sram_ctrl_regwen.926759316 Jul 17 07:40:41 PM PDT 24 Jul 17 08:00:32 PM PDT 24 25496092741 ps
T798 /workspace/coverage/default/36.sram_ctrl_mem_partial_access.490051192 Jul 17 07:40:41 PM PDT 24 Jul 17 07:40:48 PM PDT 24 243251314 ps
T799 /workspace/coverage/default/42.sram_ctrl_regwen.3404875023 Jul 17 07:41:27 PM PDT 24 Jul 17 07:52:17 PM PDT 24 8330430898 ps
T800 /workspace/coverage/default/5.sram_ctrl_lc_escalation.1205276529 Jul 17 07:33:14 PM PDT 24 Jul 17 07:33:20 PM PDT 24 1982582082 ps
T801 /workspace/coverage/default/40.sram_ctrl_alert_test.3291463210 Jul 17 07:41:29 PM PDT 24 Jul 17 07:41:32 PM PDT 24 17113434 ps
T802 /workspace/coverage/default/27.sram_ctrl_stress_all.487889874 Jul 17 07:40:41 PM PDT 24 Jul 17 08:26:58 PM PDT 24 173858874695 ps
T803 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.1782800554 Jul 17 07:40:52 PM PDT 24 Jul 17 07:40:56 PM PDT 24 53440453 ps
T804 /workspace/coverage/default/45.sram_ctrl_access_during_key_req.3302233084 Jul 17 07:41:31 PM PDT 24 Jul 17 07:55:15 PM PDT 24 3266833360 ps
T805 /workspace/coverage/default/2.sram_ctrl_smoke.4233588002 Jul 17 07:33:17 PM PDT 24 Jul 17 07:33:33 PM PDT 24 842073214 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%