Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total test records in report: 1021
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T545 /workspace/coverage/default/11.sram_ctrl_executable.2759914654 Jul 21 06:44:16 PM PDT 24 Jul 21 06:51:12 PM PDT 24 41379930579 ps
T546 /workspace/coverage/default/20.sram_ctrl_alert_test.3649364641 Jul 21 06:44:43 PM PDT 24 Jul 21 06:44:45 PM PDT 24 84890217 ps
T547 /workspace/coverage/default/32.sram_ctrl_mem_walk.621732292 Jul 21 06:45:47 PM PDT 24 Jul 21 06:45:59 PM PDT 24 3411965514 ps
T548 /workspace/coverage/default/9.sram_ctrl_regwen.2068907494 Jul 21 06:44:14 PM PDT 24 Jul 21 06:55:13 PM PDT 24 41986145296 ps
T549 /workspace/coverage/default/38.sram_ctrl_ram_cfg.660667488 Jul 21 06:46:23 PM PDT 24 Jul 21 06:46:24 PM PDT 24 82052778 ps
T550 /workspace/coverage/default/24.sram_ctrl_multiple_keys.2034782277 Jul 21 06:45:02 PM PDT 24 Jul 21 07:04:27 PM PDT 24 65301381298 ps
T551 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.3336457013 Jul 21 06:45:08 PM PDT 24 Jul 21 06:50:58 PM PDT 24 57575475479 ps
T552 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.2943751603 Jul 21 06:44:15 PM PDT 24 Jul 21 06:45:21 PM PDT 24 532817690 ps
T553 /workspace/coverage/default/21.sram_ctrl_mem_partial_access.3928165376 Jul 21 06:44:47 PM PDT 24 Jul 21 06:44:53 PM PDT 24 542734186 ps
T554 /workspace/coverage/default/47.sram_ctrl_smoke.324296311 Jul 21 06:47:33 PM PDT 24 Jul 21 06:47:52 PM PDT 24 300361009 ps
T555 /workspace/coverage/default/17.sram_ctrl_multiple_keys.1617051059 Jul 21 06:44:42 PM PDT 24 Jul 21 06:55:42 PM PDT 24 40377429327 ps
T556 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.2512057618 Jul 21 06:46:51 PM PDT 24 Jul 21 06:50:13 PM PDT 24 21287760658 ps
T557 /workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.1952901738 Jul 21 06:44:37 PM PDT 24 Jul 21 06:44:44 PM PDT 24 53751803 ps
T558 /workspace/coverage/default/7.sram_ctrl_executable.2397529540 Jul 21 06:44:23 PM PDT 24 Jul 21 06:55:22 PM PDT 24 16292889237 ps
T559 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.2362650083 Jul 21 06:46:21 PM PDT 24 Jul 21 06:52:52 PM PDT 24 17707737051 ps
T560 /workspace/coverage/default/18.sram_ctrl_access_during_key_req.1982474251 Jul 21 06:44:34 PM PDT 24 Jul 21 06:44:46 PM PDT 24 375143890 ps
T561 /workspace/coverage/default/24.sram_ctrl_stress_all.2214481488 Jul 21 06:45:11 PM PDT 24 Jul 21 07:16:19 PM PDT 24 232239223321 ps
T562 /workspace/coverage/default/30.sram_ctrl_ram_cfg.3710385468 Jul 21 06:45:36 PM PDT 24 Jul 21 06:45:37 PM PDT 24 93484890 ps
T563 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.3715167622 Jul 21 06:47:08 PM PDT 24 Jul 21 06:47:09 PM PDT 24 132078147 ps
T564 /workspace/coverage/default/0.sram_ctrl_stress_pipeline.3701955922 Jul 21 06:43:47 PM PDT 24 Jul 21 06:47:08 PM PDT 24 2208426395 ps
T565 /workspace/coverage/default/7.sram_ctrl_max_throughput.2793557383 Jul 21 06:44:02 PM PDT 24 Jul 21 06:46:36 PM PDT 24 168084080 ps
T566 /workspace/coverage/default/23.sram_ctrl_bijection.2870435765 Jul 21 06:44:54 PM PDT 24 Jul 21 06:46:01 PM PDT 24 5905555595 ps
T567 /workspace/coverage/default/14.sram_ctrl_max_throughput.256908724 Jul 21 06:44:28 PM PDT 24 Jul 21 06:46:16 PM PDT 24 244541649 ps
T568 /workspace/coverage/default/16.sram_ctrl_regwen.2343216760 Jul 21 06:44:37 PM PDT 24 Jul 21 06:46:13 PM PDT 24 2942688549 ps
T569 /workspace/coverage/default/39.sram_ctrl_smoke.802328348 Jul 21 06:46:27 PM PDT 24 Jul 21 06:46:42 PM PDT 24 881356632 ps
T570 /workspace/coverage/default/13.sram_ctrl_max_throughput.58902866 Jul 21 06:44:22 PM PDT 24 Jul 21 06:44:40 PM PDT 24 141352415 ps
T571 /workspace/coverage/default/31.sram_ctrl_regwen.2194884098 Jul 21 06:45:42 PM PDT 24 Jul 21 06:56:45 PM PDT 24 4952440625 ps
T572 /workspace/coverage/default/39.sram_ctrl_partial_access_b2b.1357610765 Jul 21 06:46:26 PM PDT 24 Jul 21 06:50:42 PM PDT 24 9906907264 ps
T573 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.3376329349 Jul 21 06:46:21 PM PDT 24 Jul 21 06:50:04 PM PDT 24 9527492676 ps
T574 /workspace/coverage/default/5.sram_ctrl_partial_access_b2b.1464731752 Jul 21 06:44:02 PM PDT 24 Jul 21 06:49:57 PM PDT 24 4894494022 ps
T575 /workspace/coverage/default/31.sram_ctrl_partial_access.1634444365 Jul 21 06:45:35 PM PDT 24 Jul 21 06:45:50 PM PDT 24 1121520350 ps
T576 /workspace/coverage/default/30.sram_ctrl_regwen.2908797002 Jul 21 06:45:31 PM PDT 24 Jul 21 07:02:37 PM PDT 24 11182230249 ps
T577 /workspace/coverage/default/42.sram_ctrl_ram_cfg.329570919 Jul 21 06:46:56 PM PDT 24 Jul 21 06:46:57 PM PDT 24 26760550 ps
T578 /workspace/coverage/default/16.sram_ctrl_executable.462871287 Jul 21 06:44:38 PM PDT 24 Jul 21 06:59:15 PM PDT 24 36473954968 ps
T579 /workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.3484109100 Jul 21 06:45:29 PM PDT 24 Jul 21 06:47:44 PM PDT 24 543435332 ps
T580 /workspace/coverage/default/15.sram_ctrl_bijection.4042172600 Jul 21 06:44:28 PM PDT 24 Jul 21 06:45:31 PM PDT 24 1922655055 ps
T581 /workspace/coverage/default/7.sram_ctrl_ram_cfg.2145630497 Jul 21 06:44:11 PM PDT 24 Jul 21 06:44:13 PM PDT 24 92071228 ps
T582 /workspace/coverage/default/29.sram_ctrl_stress_all.1808831636 Jul 21 06:45:30 PM PDT 24 Jul 21 07:16:52 PM PDT 24 68823658547 ps
T110 /workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.3701318200 Jul 21 06:45:07 PM PDT 24 Jul 21 06:47:52 PM PDT 24 1176927638 ps
T583 /workspace/coverage/default/20.sram_ctrl_max_throughput.4044472446 Jul 21 06:44:42 PM PDT 24 Jul 21 06:46:29 PM PDT 24 248532619 ps
T584 /workspace/coverage/default/27.sram_ctrl_alert_test.3737991746 Jul 21 06:45:22 PM PDT 24 Jul 21 06:45:23 PM PDT 24 32856896 ps
T585 /workspace/coverage/default/7.sram_ctrl_smoke.3268239654 Jul 21 06:44:04 PM PDT 24 Jul 21 06:44:16 PM PDT 24 100496811 ps
T586 /workspace/coverage/default/41.sram_ctrl_alert_test.2894138109 Jul 21 06:46:51 PM PDT 24 Jul 21 06:46:52 PM PDT 24 31185348 ps
T587 /workspace/coverage/default/46.sram_ctrl_multiple_keys.1901155447 Jul 21 06:47:23 PM PDT 24 Jul 21 06:53:10 PM PDT 24 3738047746 ps
T588 /workspace/coverage/default/41.sram_ctrl_lc_escalation.2046775575 Jul 21 06:46:46 PM PDT 24 Jul 21 06:46:51 PM PDT 24 466770496 ps
T589 /workspace/coverage/default/41.sram_ctrl_executable.3764928194 Jul 21 06:46:53 PM PDT 24 Jul 21 07:07:48 PM PDT 24 15552724999 ps
T590 /workspace/coverage/default/41.sram_ctrl_regwen.3718339777 Jul 21 06:46:50 PM PDT 24 Jul 21 07:00:04 PM PDT 24 44597473420 ps
T18 /workspace/coverage/default/4.sram_ctrl_sec_cm.1372649428 Jul 21 06:44:00 PM PDT 24 Jul 21 06:44:03 PM PDT 24 737530087 ps
T591 /workspace/coverage/default/18.sram_ctrl_partial_access.2920298188 Jul 21 06:44:32 PM PDT 24 Jul 21 06:44:43 PM PDT 24 1975509305 ps
T592 /workspace/coverage/default/40.sram_ctrl_partial_access.3899560704 Jul 21 06:46:36 PM PDT 24 Jul 21 06:46:53 PM PDT 24 3593203434 ps
T593 /workspace/coverage/default/41.sram_ctrl_max_throughput.3640858915 Jul 21 06:46:53 PM PDT 24 Jul 21 06:49:09 PM PDT 24 207905872 ps
T594 /workspace/coverage/default/11.sram_ctrl_multiple_keys.561562877 Jul 21 06:44:15 PM PDT 24 Jul 21 06:56:32 PM PDT 24 3858562378 ps
T595 /workspace/coverage/default/45.sram_ctrl_access_during_key_req.3662677273 Jul 21 06:47:17 PM PDT 24 Jul 21 06:55:11 PM PDT 24 2586026483 ps
T596 /workspace/coverage/default/15.sram_ctrl_stress_all.280632671 Jul 21 06:44:28 PM PDT 24 Jul 21 08:27:13 PM PDT 24 426348830116 ps
T597 /workspace/coverage/default/36.sram_ctrl_mem_partial_access.3800045003 Jul 21 06:46:13 PM PDT 24 Jul 21 06:46:18 PM PDT 24 70708355 ps
T598 /workspace/coverage/default/40.sram_ctrl_lc_escalation.2083964481 Jul 21 06:46:37 PM PDT 24 Jul 21 06:46:45 PM PDT 24 773683892 ps
T599 /workspace/coverage/default/30.sram_ctrl_multiple_keys.1181176070 Jul 21 06:45:31 PM PDT 24 Jul 21 06:46:26 PM PDT 24 877365824 ps
T600 /workspace/coverage/default/14.sram_ctrl_partial_access.2933273021 Jul 21 06:44:31 PM PDT 24 Jul 21 06:44:37 PM PDT 24 444544008 ps
T601 /workspace/coverage/default/2.sram_ctrl_lc_escalation.3213773953 Jul 21 06:43:48 PM PDT 24 Jul 21 06:43:55 PM PDT 24 3671705418 ps
T602 /workspace/coverage/default/23.sram_ctrl_stress_pipeline.134349970 Jul 21 06:44:53 PM PDT 24 Jul 21 06:49:20 PM PDT 24 11287835095 ps
T603 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.851022654 Jul 21 06:44:03 PM PDT 24 Jul 21 06:46:45 PM PDT 24 1675295503 ps
T604 /workspace/coverage/default/5.sram_ctrl_mem_walk.3171379886 Jul 21 06:43:51 PM PDT 24 Jul 21 06:43:58 PM PDT 24 898656706 ps
T605 /workspace/coverage/default/11.sram_ctrl_partial_access.2362316275 Jul 21 06:44:16 PM PDT 24 Jul 21 06:44:59 PM PDT 24 505614064 ps
T606 /workspace/coverage/default/5.sram_ctrl_bijection.3287501371 Jul 21 06:43:48 PM PDT 24 Jul 21 06:44:47 PM PDT 24 2543488087 ps
T607 /workspace/coverage/default/7.sram_ctrl_lc_escalation.2451164738 Jul 21 06:44:06 PM PDT 24 Jul 21 06:44:11 PM PDT 24 353052763 ps
T608 /workspace/coverage/default/13.sram_ctrl_alert_test.1628148180 Jul 21 06:44:21 PM PDT 24 Jul 21 06:44:22 PM PDT 24 32546612 ps
T609 /workspace/coverage/default/36.sram_ctrl_lc_escalation.3298041871 Jul 21 06:46:21 PM PDT 24 Jul 21 06:46:27 PM PDT 24 920736050 ps
T610 /workspace/coverage/default/27.sram_ctrl_stress_all.2244522096 Jul 21 06:45:23 PM PDT 24 Jul 21 08:07:59 PM PDT 24 156174552096 ps
T611 /workspace/coverage/default/31.sram_ctrl_ram_cfg.3669104092 Jul 21 06:45:35 PM PDT 24 Jul 21 06:45:36 PM PDT 24 80827860 ps
T612 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.2797305341 Jul 21 06:47:02 PM PDT 24 Jul 21 07:05:15 PM PDT 24 4837217600 ps
T613 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.2411419327 Jul 21 06:46:36 PM PDT 24 Jul 21 07:06:12 PM PDT 24 35290389831 ps
T614 /workspace/coverage/default/24.sram_ctrl_partial_access.1060318957 Jul 21 06:45:00 PM PDT 24 Jul 21 06:45:06 PM PDT 24 481247165 ps
T615 /workspace/coverage/default/31.sram_ctrl_stress_all.1370958531 Jul 21 06:45:39 PM PDT 24 Jul 21 07:58:53 PM PDT 24 40135041866 ps
T616 /workspace/coverage/default/22.sram_ctrl_max_throughput.1304028123 Jul 21 06:44:53 PM PDT 24 Jul 21 06:45:17 PM PDT 24 684094341 ps
T617 /workspace/coverage/default/12.sram_ctrl_multiple_keys.143486813 Jul 21 06:44:27 PM PDT 24 Jul 21 06:58:16 PM PDT 24 7678433510 ps
T618 /workspace/coverage/default/29.sram_ctrl_mem_walk.409569403 Jul 21 06:45:31 PM PDT 24 Jul 21 06:45:37 PM PDT 24 462541782 ps
T619 /workspace/coverage/default/13.sram_ctrl_stress_pipeline.2611567862 Jul 21 06:44:24 PM PDT 24 Jul 21 06:48:50 PM PDT 24 2867865788 ps
T620 /workspace/coverage/default/13.sram_ctrl_mem_walk.766285909 Jul 21 06:44:23 PM PDT 24 Jul 21 06:44:29 PM PDT 24 974656035 ps
T621 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.3848288551 Jul 21 06:46:31 PM PDT 24 Jul 21 06:51:03 PM PDT 24 9991049120 ps
T622 /workspace/coverage/default/39.sram_ctrl_access_during_key_req.4016295811 Jul 21 06:46:29 PM PDT 24 Jul 21 06:58:09 PM PDT 24 12300017353 ps
T623 /workspace/coverage/default/40.sram_ctrl_mem_walk.1529544793 Jul 21 06:46:37 PM PDT 24 Jul 21 06:46:44 PM PDT 24 435496395 ps
T624 /workspace/coverage/default/30.sram_ctrl_partial_access.3086146554 Jul 21 06:45:32 PM PDT 24 Jul 21 06:45:38 PM PDT 24 145186630 ps
T625 /workspace/coverage/default/0.sram_ctrl_alert_test.1887821979 Jul 21 06:43:46 PM PDT 24 Jul 21 06:43:48 PM PDT 24 18998382 ps
T626 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.1866105882 Jul 21 06:44:24 PM PDT 24 Jul 21 06:44:27 PM PDT 24 187560271 ps
T627 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.4247255271 Jul 21 06:43:51 PM PDT 24 Jul 21 06:44:28 PM PDT 24 97988178 ps
T628 /workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.2752617523 Jul 21 06:47:23 PM PDT 24 Jul 21 06:51:27 PM PDT 24 6326037618 ps
T629 /workspace/coverage/default/6.sram_ctrl_max_throughput.980836880 Jul 21 06:43:57 PM PDT 24 Jul 21 06:45:26 PM PDT 24 461458433 ps
T630 /workspace/coverage/default/19.sram_ctrl_max_throughput.390834150 Jul 21 06:44:37 PM PDT 24 Jul 21 06:44:48 PM PDT 24 841228217 ps
T631 /workspace/coverage/default/46.sram_ctrl_alert_test.1441627159 Jul 21 06:47:34 PM PDT 24 Jul 21 06:47:36 PM PDT 24 44510271 ps
T632 /workspace/coverage/default/13.sram_ctrl_smoke.422617748 Jul 21 06:44:22 PM PDT 24 Jul 21 06:44:36 PM PDT 24 204765585 ps
T633 /workspace/coverage/default/19.sram_ctrl_ram_cfg.1947203643 Jul 21 06:44:42 PM PDT 24 Jul 21 06:44:43 PM PDT 24 72494783 ps
T634 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.2524903226 Jul 21 06:47:40 PM PDT 24 Jul 21 06:49:54 PM PDT 24 161938349 ps
T635 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.2682156469 Jul 21 06:43:40 PM PDT 24 Jul 21 06:47:41 PM PDT 24 1867237745 ps
T636 /workspace/coverage/default/8.sram_ctrl_ram_cfg.1307867816 Jul 21 06:44:08 PM PDT 24 Jul 21 06:44:09 PM PDT 24 30872963 ps
T637 /workspace/coverage/default/5.sram_ctrl_mem_partial_access.2779432539 Jul 21 06:43:48 PM PDT 24 Jul 21 06:43:53 PM PDT 24 92494898 ps
T638 /workspace/coverage/default/31.sram_ctrl_partial_access_b2b.4232919093 Jul 21 06:45:37 PM PDT 24 Jul 21 06:50:53 PM PDT 24 4394772412 ps
T639 /workspace/coverage/default/43.sram_ctrl_executable.3158787421 Jul 21 06:47:07 PM PDT 24 Jul 21 06:54:34 PM PDT 24 1319754647 ps
T640 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.568375726 Jul 21 06:44:31 PM PDT 24 Jul 21 06:44:43 PM PDT 24 150819973 ps
T641 /workspace/coverage/default/21.sram_ctrl_executable.2155532675 Jul 21 06:44:48 PM PDT 24 Jul 21 06:58:16 PM PDT 24 2920512359 ps
T642 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.1375615173 Jul 21 06:45:56 PM PDT 24 Jul 21 06:53:53 PM PDT 24 2148396774 ps
T643 /workspace/coverage/default/40.sram_ctrl_alert_test.962188831 Jul 21 06:46:41 PM PDT 24 Jul 21 06:46:42 PM PDT 24 39346001 ps
T644 /workspace/coverage/default/29.sram_ctrl_bijection.3658680988 Jul 21 06:45:24 PM PDT 24 Jul 21 06:45:42 PM PDT 24 638090771 ps
T645 /workspace/coverage/default/6.sram_ctrl_stress_all.288824794 Jul 21 06:44:01 PM PDT 24 Jul 21 07:11:32 PM PDT 24 27276545074 ps
T646 /workspace/coverage/default/14.sram_ctrl_regwen.437507864 Jul 21 06:44:28 PM PDT 24 Jul 21 07:02:48 PM PDT 24 69268525076 ps
T647 /workspace/coverage/default/12.sram_ctrl_mem_walk.697189766 Jul 21 06:44:23 PM PDT 24 Jul 21 06:44:30 PM PDT 24 328202707 ps
T648 /workspace/coverage/default/20.sram_ctrl_lc_escalation.3453868803 Jul 21 06:44:46 PM PDT 24 Jul 21 06:44:53 PM PDT 24 2026390407 ps
T649 /workspace/coverage/default/48.sram_ctrl_regwen.888116420 Jul 21 06:47:49 PM PDT 24 Jul 21 07:07:25 PM PDT 24 14424770900 ps
T650 /workspace/coverage/default/33.sram_ctrl_bijection.2085218765 Jul 21 06:45:50 PM PDT 24 Jul 21 06:46:25 PM PDT 24 2308100322 ps
T651 /workspace/coverage/default/15.sram_ctrl_alert_test.159009439 Jul 21 06:44:30 PM PDT 24 Jul 21 06:44:31 PM PDT 24 21818793 ps
T92 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.1240983998 Jul 21 06:46:05 PM PDT 24 Jul 21 06:46:08 PM PDT 24 118757723 ps
T652 /workspace/coverage/default/35.sram_ctrl_stress_all.137711700 Jul 21 06:46:08 PM PDT 24 Jul 21 07:19:32 PM PDT 24 6043197098 ps
T653 /workspace/coverage/default/20.sram_ctrl_ram_cfg.1415563334 Jul 21 06:44:42 PM PDT 24 Jul 21 06:44:44 PM PDT 24 118570278 ps
T654 /workspace/coverage/default/17.sram_ctrl_max_throughput.2759579141 Jul 21 06:44:37 PM PDT 24 Jul 21 06:46:19 PM PDT 24 449438613 ps
T655 /workspace/coverage/default/39.sram_ctrl_regwen.1069536913 Jul 21 06:46:34 PM PDT 24 Jul 21 06:54:48 PM PDT 24 25990271801 ps
T656 /workspace/coverage/default/13.sram_ctrl_executable.3535918908 Jul 21 06:44:23 PM PDT 24 Jul 21 06:50:19 PM PDT 24 32978509440 ps
T657 /workspace/coverage/default/5.sram_ctrl_multiple_keys.3211296760 Jul 21 06:43:51 PM PDT 24 Jul 21 06:54:32 PM PDT 24 2327799632 ps
T658 /workspace/coverage/default/19.sram_ctrl_lc_escalation.882583271 Jul 21 06:44:34 PM PDT 24 Jul 21 06:44:42 PM PDT 24 1256404012 ps
T659 /workspace/coverage/default/36.sram_ctrl_executable.3758794220 Jul 21 06:46:22 PM PDT 24 Jul 21 07:00:46 PM PDT 24 13358552459 ps
T660 /workspace/coverage/default/3.sram_ctrl_multiple_keys.2392739403 Jul 21 06:43:48 PM PDT 24 Jul 21 07:01:32 PM PDT 24 3286286703 ps
T661 /workspace/coverage/default/45.sram_ctrl_stress_all.2396681851 Jul 21 06:47:24 PM PDT 24 Jul 21 07:57:16 PM PDT 24 37004812099 ps
T662 /workspace/coverage/default/29.sram_ctrl_ram_cfg.2425394866 Jul 21 06:45:32 PM PDT 24 Jul 21 06:45:33 PM PDT 24 49241874 ps
T663 /workspace/coverage/default/23.sram_ctrl_max_throughput.4035290691 Jul 21 06:45:01 PM PDT 24 Jul 21 06:46:11 PM PDT 24 484543500 ps
T664 /workspace/coverage/default/19.sram_ctrl_alert_test.3483459513 Jul 21 06:44:49 PM PDT 24 Jul 21 06:44:50 PM PDT 24 16586306 ps
T665 /workspace/coverage/default/23.sram_ctrl_ram_cfg.3028755051 Jul 21 06:45:02 PM PDT 24 Jul 21 06:45:03 PM PDT 24 76945045 ps
T666 /workspace/coverage/default/0.sram_ctrl_access_during_key_req.1690612480 Jul 21 06:43:52 PM PDT 24 Jul 21 06:45:50 PM PDT 24 5101763054 ps
T667 /workspace/coverage/default/35.sram_ctrl_lc_escalation.192603474 Jul 21 06:46:05 PM PDT 24 Jul 21 06:46:14 PM PDT 24 788380262 ps
T668 /workspace/coverage/default/26.sram_ctrl_smoke.3504458766 Jul 21 06:45:08 PM PDT 24 Jul 21 06:45:15 PM PDT 24 352154336 ps
T669 /workspace/coverage/default/28.sram_ctrl_mem_walk.2391371657 Jul 21 06:45:22 PM PDT 24 Jul 21 06:45:27 PM PDT 24 74600639 ps
T670 /workspace/coverage/default/19.sram_ctrl_bijection.4270835015 Jul 21 06:44:36 PM PDT 24 Jul 21 06:44:57 PM PDT 24 325993383 ps
T671 /workspace/coverage/default/35.sram_ctrl_bijection.3189599822 Jul 21 06:46:01 PM PDT 24 Jul 21 06:46:33 PM PDT 24 569875792 ps
T672 /workspace/coverage/default/40.sram_ctrl_bijection.2855628111 Jul 21 06:46:33 PM PDT 24 Jul 21 06:47:47 PM PDT 24 8841469567 ps
T673 /workspace/coverage/default/31.sram_ctrl_mem_walk.2519416370 Jul 21 06:45:40 PM PDT 24 Jul 21 06:45:47 PM PDT 24 4424862082 ps
T674 /workspace/coverage/default/44.sram_ctrl_executable.3055714339 Jul 21 06:47:13 PM PDT 24 Jul 21 06:55:13 PM PDT 24 22188683559 ps
T675 /workspace/coverage/default/13.sram_ctrl_mem_partial_access.1312949919 Jul 21 06:44:21 PM PDT 24 Jul 21 06:44:25 PM PDT 24 210409251 ps
T676 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.2967447886 Jul 21 06:44:44 PM PDT 24 Jul 21 06:47:31 PM PDT 24 7588886161 ps
T677 /workspace/coverage/default/16.sram_ctrl_alert_test.3608672242 Jul 21 06:44:35 PM PDT 24 Jul 21 06:44:36 PM PDT 24 15879401 ps
T678 /workspace/coverage/default/28.sram_ctrl_alert_test.3197797749 Jul 21 06:45:25 PM PDT 24 Jul 21 06:45:26 PM PDT 24 29050638 ps
T679 /workspace/coverage/default/12.sram_ctrl_smoke.691623270 Jul 21 06:44:20 PM PDT 24 Jul 21 06:44:28 PM PDT 24 157907583 ps
T680 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.2807344123 Jul 21 06:44:16 PM PDT 24 Jul 21 06:47:42 PM PDT 24 4035397162 ps
T681 /workspace/coverage/default/46.sram_ctrl_max_throughput.2043073735 Jul 21 06:47:29 PM PDT 24 Jul 21 06:47:31 PM PDT 24 40310524 ps
T682 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.1003746183 Jul 21 06:44:49 PM PDT 24 Jul 21 06:44:53 PM PDT 24 471307256 ps
T683 /workspace/coverage/default/28.sram_ctrl_max_throughput.308541486 Jul 21 06:45:24 PM PDT 24 Jul 21 06:45:46 PM PDT 24 88584867 ps
T684 /workspace/coverage/default/10.sram_ctrl_max_throughput.934857927 Jul 21 06:44:15 PM PDT 24 Jul 21 06:45:32 PM PDT 24 1121400693 ps
T685 /workspace/coverage/default/1.sram_ctrl_max_throughput.2501315915 Jul 21 06:43:48 PM PDT 24 Jul 21 06:44:24 PM PDT 24 179958860 ps
T686 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.4218865114 Jul 21 06:44:06 PM PDT 24 Jul 21 06:44:09 PM PDT 24 48220262 ps
T687 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.3554281138 Jul 21 06:44:20 PM PDT 24 Jul 21 06:46:44 PM PDT 24 7212283568 ps
T688 /workspace/coverage/default/16.sram_ctrl_stress_all.2835581354 Jul 21 06:44:42 PM PDT 24 Jul 21 07:45:20 PM PDT 24 83736767952 ps
T689 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.2156366252 Jul 21 06:44:54 PM PDT 24 Jul 21 06:46:00 PM PDT 24 132001239 ps
T690 /workspace/coverage/default/34.sram_ctrl_multiple_keys.46294900 Jul 21 06:45:51 PM PDT 24 Jul 21 06:54:01 PM PDT 24 4376889702 ps
T691 /workspace/coverage/default/9.sram_ctrl_partial_access.2844594317 Jul 21 06:44:16 PM PDT 24 Jul 21 06:44:33 PM PDT 24 294310909 ps
T692 /workspace/coverage/default/44.sram_ctrl_max_throughput.2064204564 Jul 21 06:47:07 PM PDT 24 Jul 21 06:48:43 PM PDT 24 537870544 ps
T693 /workspace/coverage/default/42.sram_ctrl_mem_walk.1509537712 Jul 21 06:47:01 PM PDT 24 Jul 21 06:47:06 PM PDT 24 469675571 ps
T694 /workspace/coverage/default/19.sram_ctrl_partial_access.3032120456 Jul 21 06:44:34 PM PDT 24 Jul 21 06:44:43 PM PDT 24 219189968 ps
T695 /workspace/coverage/default/46.sram_ctrl_ram_cfg.3323248114 Jul 21 06:47:28 PM PDT 24 Jul 21 06:47:30 PM PDT 24 106775696 ps
T696 /workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.405106393 Jul 21 06:44:22 PM PDT 24 Jul 21 06:45:55 PM PDT 24 1911726632 ps
T697 /workspace/coverage/default/41.sram_ctrl_bijection.903403565 Jul 21 06:46:48 PM PDT 24 Jul 21 06:47:16 PM PDT 24 4886601860 ps
T698 /workspace/coverage/default/8.sram_ctrl_access_during_key_req.1205435125 Jul 21 06:44:09 PM PDT 24 Jul 21 06:57:24 PM PDT 24 2174641823 ps
T699 /workspace/coverage/default/29.sram_ctrl_stress_pipeline.3683080121 Jul 21 06:45:32 PM PDT 24 Jul 21 06:48:38 PM PDT 24 1896227055 ps
T700 /workspace/coverage/default/14.sram_ctrl_ram_cfg.3663810319 Jul 21 06:44:32 PM PDT 24 Jul 21 06:44:33 PM PDT 24 45194635 ps
T701 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.3654084562 Jul 21 06:45:31 PM PDT 24 Jul 21 06:56:03 PM PDT 24 2973072342 ps
T702 /workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.2271867258 Jul 21 06:47:54 PM PDT 24 Jul 21 06:51:25 PM PDT 24 4484668255 ps
T703 /workspace/coverage/default/36.sram_ctrl_partial_access.991145459 Jul 21 06:46:08 PM PDT 24 Jul 21 06:46:19 PM PDT 24 534304542 ps
T704 /workspace/coverage/default/21.sram_ctrl_lc_escalation.3528618040 Jul 21 06:44:49 PM PDT 24 Jul 21 06:44:56 PM PDT 24 2626115800 ps
T705 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.842251033 Jul 21 06:43:50 PM PDT 24 Jul 21 06:43:53 PM PDT 24 195722171 ps
T706 /workspace/coverage/default/44.sram_ctrl_mem_walk.3764737251 Jul 21 06:47:11 PM PDT 24 Jul 21 06:47:18 PM PDT 24 231783565 ps
T707 /workspace/coverage/default/29.sram_ctrl_max_throughput.2562647657 Jul 21 06:45:31 PM PDT 24 Jul 21 06:46:54 PM PDT 24 134118663 ps
T708 /workspace/coverage/default/3.sram_ctrl_ram_cfg.295080940 Jul 21 06:43:45 PM PDT 24 Jul 21 06:43:46 PM PDT 24 88069830 ps
T709 /workspace/coverage/default/12.sram_ctrl_stress_all.1855658213 Jul 21 06:44:23 PM PDT 24 Jul 21 07:02:05 PM PDT 24 56625330847 ps
T710 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.1849589823 Jul 21 06:45:33 PM PDT 24 Jul 21 06:52:17 PM PDT 24 16741268587 ps
T711 /workspace/coverage/default/30.sram_ctrl_max_throughput.2370929598 Jul 21 06:45:31 PM PDT 24 Jul 21 06:46:42 PM PDT 24 389561748 ps
T712 /workspace/coverage/default/22.sram_ctrl_bijection.136625099 Jul 21 06:44:49 PM PDT 24 Jul 21 06:45:07 PM PDT 24 1477657507 ps
T713 /workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.788261640 Jul 21 06:45:24 PM PDT 24 Jul 21 06:45:34 PM PDT 24 69092678 ps
T714 /workspace/coverage/default/11.sram_ctrl_access_during_key_req.3638058682 Jul 21 06:44:17 PM PDT 24 Jul 21 06:49:38 PM PDT 24 691355356 ps
T715 /workspace/coverage/default/12.sram_ctrl_partial_access_b2b.2775678245 Jul 21 06:44:27 PM PDT 24 Jul 21 06:50:10 PM PDT 24 4655459941 ps
T716 /workspace/coverage/default/0.sram_ctrl_lc_escalation.1715820067 Jul 21 06:43:40 PM PDT 24 Jul 21 06:43:48 PM PDT 24 2387974208 ps
T717 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.933281658 Jul 21 06:47:18 PM PDT 24 Jul 21 06:52:50 PM PDT 24 13978889713 ps
T718 /workspace/coverage/default/42.sram_ctrl_stress_all.1791880151 Jul 21 06:47:01 PM PDT 24 Jul 21 07:25:17 PM PDT 24 11086662806 ps
T719 /workspace/coverage/default/49.sram_ctrl_ram_cfg.1769860646 Jul 21 06:47:55 PM PDT 24 Jul 21 06:47:57 PM PDT 24 38423379 ps
T720 /workspace/coverage/default/16.sram_ctrl_partial_access.2121261913 Jul 21 06:44:30 PM PDT 24 Jul 21 06:44:35 PM PDT 24 902778940 ps
T721 /workspace/coverage/default/22.sram_ctrl_executable.1473898556 Jul 21 06:44:55 PM PDT 24 Jul 21 07:16:39 PM PDT 24 76080365812 ps
T722 /workspace/coverage/default/1.sram_ctrl_partial_access.3311113097 Jul 21 06:43:41 PM PDT 24 Jul 21 06:44:02 PM PDT 24 986594302 ps
T723 /workspace/coverage/default/25.sram_ctrl_mem_walk.2804654549 Jul 21 06:45:11 PM PDT 24 Jul 21 06:45:17 PM PDT 24 231136261 ps
T724 /workspace/coverage/default/13.sram_ctrl_stress_all.1428035934 Jul 21 06:44:22 PM PDT 24 Jul 21 07:23:14 PM PDT 24 155910538197 ps
T725 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.2886134242 Jul 21 06:45:40 PM PDT 24 Jul 21 06:45:43 PM PDT 24 214446103 ps
T726 /workspace/coverage/default/42.sram_ctrl_partial_access.3029496950 Jul 21 06:46:54 PM PDT 24 Jul 21 06:47:48 PM PDT 24 2273083360 ps
T727 /workspace/coverage/default/32.sram_ctrl_access_during_key_req.389298380 Jul 21 06:45:40 PM PDT 24 Jul 21 06:49:09 PM PDT 24 12892701656 ps
T728 /workspace/coverage/default/30.sram_ctrl_mem_walk.1717918713 Jul 21 06:45:35 PM PDT 24 Jul 21 06:45:45 PM PDT 24 362969204 ps
T729 /workspace/coverage/default/21.sram_ctrl_smoke.3585359886 Jul 21 06:44:43 PM PDT 24 Jul 21 06:44:59 PM PDT 24 3370726106 ps
T730 /workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.4038053267 Jul 21 06:44:54 PM PDT 24 Jul 21 06:52:56 PM PDT 24 1044452853 ps
T731 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.1260277265 Jul 21 06:44:30 PM PDT 24 Jul 21 06:50:39 PM PDT 24 5136615731 ps
T732 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.1332849419 Jul 21 06:44:41 PM PDT 24 Jul 21 06:47:39 PM PDT 24 7767048552 ps
T733 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.3221688999 Jul 21 06:46:07 PM PDT 24 Jul 21 06:53:15 PM PDT 24 10979300419 ps
T734 /workspace/coverage/default/6.sram_ctrl_stress_pipeline.2344725583 Jul 21 06:43:51 PM PDT 24 Jul 21 06:46:45 PM PDT 24 13454869165 ps
T735 /workspace/coverage/default/24.sram_ctrl_mem_walk.2246678216 Jul 21 06:45:02 PM PDT 24 Jul 21 06:45:09 PM PDT 24 293197063 ps
T736 /workspace/coverage/default/2.sram_ctrl_executable.15184681 Jul 21 06:43:44 PM PDT 24 Jul 21 06:54:47 PM PDT 24 2419650077 ps
T737 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.2152141558 Jul 21 06:44:34 PM PDT 24 Jul 21 06:49:28 PM PDT 24 3084484541 ps
T738 /workspace/coverage/default/9.sram_ctrl_mem_walk.3831396072 Jul 21 06:44:15 PM PDT 24 Jul 21 06:44:22 PM PDT 24 478130098 ps
T739 /workspace/coverage/default/42.sram_ctrl_alert_test.486894902 Jul 21 06:47:02 PM PDT 24 Jul 21 06:47:03 PM PDT 24 79553755 ps
T740 /workspace/coverage/default/5.sram_ctrl_ram_cfg.225453862 Jul 21 06:43:48 PM PDT 24 Jul 21 06:43:50 PM PDT 24 78728113 ps
T741 /workspace/coverage/default/9.sram_ctrl_executable.1774735576 Jul 21 06:44:16 PM PDT 24 Jul 21 06:55:17 PM PDT 24 12800889092 ps
T742 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.1569622373 Jul 21 06:43:52 PM PDT 24 Jul 21 06:43:58 PM PDT 24 793879269 ps
T743 /workspace/coverage/default/28.sram_ctrl_partial_access_b2b.1596948744 Jul 21 06:45:23 PM PDT 24 Jul 21 06:50:24 PM PDT 24 8246742353 ps
T744 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.1713651216 Jul 21 06:47:01 PM PDT 24 Jul 21 06:48:44 PM PDT 24 761421324 ps
T745 /workspace/coverage/default/0.sram_ctrl_regwen.259778929 Jul 21 06:43:32 PM PDT 24 Jul 21 06:58:15 PM PDT 24 10243525740 ps
T746 /workspace/coverage/default/19.sram_ctrl_smoke.3331847160 Jul 21 06:44:34 PM PDT 24 Jul 21 06:45:35 PM PDT 24 135679053 ps
T747 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.1383516615 Jul 21 06:43:49 PM PDT 24 Jul 21 06:44:53 PM PDT 24 676623789 ps
T748 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.330199223 Jul 21 06:47:54 PM PDT 24 Jul 21 06:55:28 PM PDT 24 6054669910 ps
T749 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.3391273638 Jul 21 06:44:22 PM PDT 24 Jul 21 06:44:50 PM PDT 24 103566775 ps
T750 /workspace/coverage/default/40.sram_ctrl_multiple_keys.3697803675 Jul 21 06:46:32 PM PDT 24 Jul 21 06:47:35 PM PDT 24 2624790805 ps
T751 /workspace/coverage/default/10.sram_ctrl_bijection.4195849064 Jul 21 06:44:17 PM PDT 24 Jul 21 06:45:36 PM PDT 24 18203069589 ps
T752 /workspace/coverage/default/3.sram_ctrl_mem_walk.4077997105 Jul 21 06:43:48 PM PDT 24 Jul 21 06:43:59 PM PDT 24 1845845405 ps
T753 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.2672449659 Jul 21 06:46:01 PM PDT 24 Jul 21 06:47:00 PM PDT 24 125314907 ps
T754 /workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.628669015 Jul 21 06:44:17 PM PDT 24 Jul 21 06:44:23 PM PDT 24 277678946 ps
T755 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.154294276 Jul 21 06:45:46 PM PDT 24 Jul 21 06:45:53 PM PDT 24 650546848 ps
T756 /workspace/coverage/default/32.sram_ctrl_bijection.1848141908 Jul 21 06:46:05 PM PDT 24 Jul 21 06:47:13 PM PDT 24 3114226586 ps
T93 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.2195839371 Jul 21 06:46:34 PM PDT 24 Jul 21 06:46:41 PM PDT 24 2904467212 ps
T757 /workspace/coverage/default/32.sram_ctrl_alert_test.1913603856 Jul 21 06:45:46 PM PDT 24 Jul 21 06:45:47 PM PDT 24 24063687 ps
T758 /workspace/coverage/default/18.sram_ctrl_bijection.1408356014 Jul 21 06:44:34 PM PDT 24 Jul 21 06:45:08 PM PDT 24 1973431408 ps
T759 /workspace/coverage/default/37.sram_ctrl_regwen.802079463 Jul 21 06:46:19 PM PDT 24 Jul 21 06:56:17 PM PDT 24 19802113986 ps
T760 /workspace/coverage/default/27.sram_ctrl_mem_walk.904034529 Jul 21 06:45:14 PM PDT 24 Jul 21 06:45:20 PM PDT 24 1341894682 ps
T761 /workspace/coverage/default/13.sram_ctrl_access_during_key_req.3155634682 Jul 21 06:44:23 PM PDT 24 Jul 21 06:50:34 PM PDT 24 3740943894 ps
T762 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.4217722242 Jul 21 06:47:17 PM PDT 24 Jul 21 06:47:59 PM PDT 24 109132020 ps
T763 /workspace/coverage/default/36.sram_ctrl_regwen.3461668700 Jul 21 06:46:11 PM PDT 24 Jul 21 07:00:42 PM PDT 24 7772448360 ps
T764 /workspace/coverage/default/27.sram_ctrl_lc_escalation.1830867057 Jul 21 06:45:16 PM PDT 24 Jul 21 06:45:26 PM PDT 24 866655627 ps
T765 /workspace/coverage/default/3.sram_ctrl_executable.332733998 Jul 21 06:43:44 PM PDT 24 Jul 21 07:00:41 PM PDT 24 11908156025 ps
T766 /workspace/coverage/default/45.sram_ctrl_partial_access.4042093990 Jul 21 06:47:17 PM PDT 24 Jul 21 06:47:23 PM PDT 24 159436706 ps
T767 /workspace/coverage/default/17.sram_ctrl_regwen.2253904748 Jul 21 06:44:42 PM PDT 24 Jul 21 06:45:47 PM PDT 24 636696980 ps
T768 /workspace/coverage/default/2.sram_ctrl_bijection.4230842774 Jul 21 06:43:55 PM PDT 24 Jul 21 06:44:39 PM PDT 24 916700814 ps
T769 /workspace/coverage/default/12.sram_ctrl_regwen.1886379449 Jul 21 06:44:21 PM PDT 24 Jul 21 06:51:09 PM PDT 24 1428619902 ps
T770 /workspace/coverage/default/38.sram_ctrl_partial_access_b2b.572571040 Jul 21 06:46:21 PM PDT 24 Jul 21 06:50:52 PM PDT 24 7840302655 ps
T771 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.2949578817 Jul 21 06:44:59 PM PDT 24 Jul 21 06:45:08 PM PDT 24 230556860 ps
T772 /workspace/coverage/default/20.sram_ctrl_stress_all.384334250 Jul 21 06:44:41 PM PDT 24 Jul 21 08:23:59 PM PDT 24 71119177361 ps
T773 /workspace/coverage/default/7.sram_ctrl_alert_test.308460762 Jul 21 06:44:07 PM PDT 24 Jul 21 06:44:08 PM PDT 24 43914283 ps
T774 /workspace/coverage/default/5.sram_ctrl_alert_test.2241163193 Jul 21 06:43:51 PM PDT 24 Jul 21 06:43:53 PM PDT 24 17237454 ps
T775 /workspace/coverage/default/23.sram_ctrl_stress_all.602440025 Jul 21 06:45:03 PM PDT 24 Jul 21 08:00:20 PM PDT 24 49532090620 ps
T776 /workspace/coverage/default/17.sram_ctrl_partial_access_b2b.1176720677 Jul 21 06:44:34 PM PDT 24 Jul 21 06:48:36 PM PDT 24 40926872447 ps
T777 /workspace/coverage/default/21.sram_ctrl_bijection.1029778262 Jul 21 06:44:50 PM PDT 24 Jul 21 06:45:13 PM PDT 24 1487612084 ps
T778 /workspace/coverage/default/8.sram_ctrl_multiple_keys.1133336054 Jul 21 06:44:09 PM PDT 24 Jul 21 07:00:15 PM PDT 24 70128840120 ps
T779 /workspace/coverage/default/14.sram_ctrl_multiple_keys.938888034 Jul 21 06:44:32 PM PDT 24 Jul 21 06:51:16 PM PDT 24 5549472187 ps
T780 /workspace/coverage/default/44.sram_ctrl_multiple_keys.1891692986 Jul 21 06:47:06 PM PDT 24 Jul 21 07:10:00 PM PDT 24 49280351821 ps
T781 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.297221372 Jul 21 06:44:48 PM PDT 24 Jul 21 06:53:15 PM PDT 24 3667822130 ps
T782 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.161639299 Jul 21 06:44:42 PM PDT 24 Jul 21 06:46:58 PM PDT 24 607686782 ps
T783 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.1736201159 Jul 21 06:47:54 PM PDT 24 Jul 21 06:47:59 PM PDT 24 68842722 ps
T784 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.868651268 Jul 21 06:44:21 PM PDT 24 Jul 21 06:48:08 PM PDT 24 11894103810 ps
T785 /workspace/coverage/default/44.sram_ctrl_smoke.2102847516 Jul 21 06:47:09 PM PDT 24 Jul 21 06:47:26 PM PDT 24 2397929339 ps
T786 /workspace/coverage/default/46.sram_ctrl_executable.914749397 Jul 21 06:47:27 PM PDT 24 Jul 21 06:59:31 PM PDT 24 11880209988 ps
T787 /workspace/coverage/default/21.sram_ctrl_max_throughput.3226009277 Jul 21 06:44:50 PM PDT 24 Jul 21 06:44:54 PM PDT 24 182404202 ps
T788 /workspace/coverage/default/37.sram_ctrl_access_during_key_req.3262465553 Jul 21 06:46:15 PM PDT 24 Jul 21 06:54:39 PM PDT 24 1623500273 ps
T789 /workspace/coverage/default/21.sram_ctrl_ram_cfg.2152979569 Jul 21 06:44:46 PM PDT 24 Jul 21 06:44:47 PM PDT 24 26818370 ps
T790 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.2325820055 Jul 21 06:45:46 PM PDT 24 Jul 21 06:48:15 PM PDT 24 536490584 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%