Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total test records in report: 1031
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T305 /workspace/coverage/default/32.sram_ctrl_partial_access.3119711815 Jul 23 06:33:41 PM PDT 24 Jul 23 06:33:51 PM PDT 24 438906842 ps
T306 /workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.4125627446 Jul 23 06:32:15 PM PDT 24 Jul 23 06:32:50 PM PDT 24 1928960524 ps
T307 /workspace/coverage/default/3.sram_ctrl_partial_access_b2b.3428357827 Jul 23 06:31:48 PM PDT 24 Jul 23 06:38:00 PM PDT 24 9539283375 ps
T308 /workspace/coverage/default/2.sram_ctrl_regwen.3717084264 Jul 23 06:31:46 PM PDT 24 Jul 23 06:48:34 PM PDT 24 11164208700 ps
T309 /workspace/coverage/default/17.sram_ctrl_partial_access.3604334258 Jul 23 06:32:25 PM PDT 24 Jul 23 06:32:54 PM PDT 24 1160044921 ps
T310 /workspace/coverage/default/5.sram_ctrl_executable.1350110442 Jul 23 06:31:50 PM PDT 24 Jul 23 06:46:03 PM PDT 24 2829631080 ps
T311 /workspace/coverage/default/39.sram_ctrl_lc_escalation.3294084873 Jul 23 06:34:29 PM PDT 24 Jul 23 06:34:39 PM PDT 24 2033022190 ps
T312 /workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.2399050271 Jul 23 06:31:45 PM PDT 24 Jul 23 06:38:11 PM PDT 24 1987648699 ps
T313 /workspace/coverage/default/17.sram_ctrl_partial_access_b2b.188228784 Jul 23 06:32:24 PM PDT 24 Jul 23 06:36:42 PM PDT 24 13716509470 ps
T314 /workspace/coverage/default/23.sram_ctrl_bijection.721101911 Jul 23 06:32:52 PM PDT 24 Jul 23 06:33:16 PM PDT 24 12192677350 ps
T315 /workspace/coverage/default/44.sram_ctrl_smoke.1943186201 Jul 23 06:35:04 PM PDT 24 Jul 23 06:35:17 PM PDT 24 2167146860 ps
T316 /workspace/coverage/default/46.sram_ctrl_access_during_key_req.1371047986 Jul 23 06:35:32 PM PDT 24 Jul 23 06:49:24 PM PDT 24 4454273392 ps
T317 /workspace/coverage/default/1.sram_ctrl_executable.2548908995 Jul 23 06:31:49 PM PDT 24 Jul 23 06:46:22 PM PDT 24 11883524811 ps
T318 /workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.1170404610 Jul 23 06:35:04 PM PDT 24 Jul 23 06:46:52 PM PDT 24 3392262100 ps
T319 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.2886695377 Jul 23 06:33:54 PM PDT 24 Jul 23 06:35:06 PM PDT 24 483886051 ps
T320 /workspace/coverage/default/10.sram_ctrl_partial_access.2165407068 Jul 23 06:32:04 PM PDT 24 Jul 23 06:32:19 PM PDT 24 209199634 ps
T321 /workspace/coverage/default/8.sram_ctrl_executable.2189573125 Jul 23 06:31:58 PM PDT 24 Jul 23 06:44:44 PM PDT 24 25108857511 ps
T322 /workspace/coverage/default/26.sram_ctrl_regwen.1219169113 Jul 23 06:33:11 PM PDT 24 Jul 23 06:44:10 PM PDT 24 2010875216 ps
T323 /workspace/coverage/default/15.sram_ctrl_regwen.2965952547 Jul 23 06:32:25 PM PDT 24 Jul 23 06:51:02 PM PDT 24 136690875744 ps
T324 /workspace/coverage/default/10.sram_ctrl_bijection.2561940503 Jul 23 06:32:03 PM PDT 24 Jul 23 06:32:41 PM PDT 24 495689726 ps
T325 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.1222686073 Jul 23 06:34:49 PM PDT 24 Jul 23 06:35:42 PM PDT 24 200472130 ps
T326 /workspace/coverage/default/39.sram_ctrl_regwen.2979482240 Jul 23 06:34:39 PM PDT 24 Jul 23 06:52:33 PM PDT 24 13813298511 ps
T327 /workspace/coverage/default/43.sram_ctrl_ram_cfg.3401802867 Jul 23 06:35:04 PM PDT 24 Jul 23 06:35:06 PM PDT 24 30314611 ps
T328 /workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.4120612374 Jul 23 06:32:51 PM PDT 24 Jul 23 06:34:10 PM PDT 24 18877202211 ps
T329 /workspace/coverage/default/39.sram_ctrl_access_during_key_req.3631300714 Jul 23 06:34:31 PM PDT 24 Jul 23 06:52:24 PM PDT 24 3474821438 ps
T330 /workspace/coverage/default/21.sram_ctrl_smoke.3653174619 Jul 23 06:32:36 PM PDT 24 Jul 23 06:33:20 PM PDT 24 442281120 ps
T331 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.2512181945 Jul 23 06:31:56 PM PDT 24 Jul 23 06:32:10 PM PDT 24 291142060 ps
T332 /workspace/coverage/default/40.sram_ctrl_executable.230689108 Jul 23 06:34:42 PM PDT 24 Jul 23 06:58:16 PM PDT 24 44593071636 ps
T333 /workspace/coverage/default/1.sram_ctrl_mem_partial_access.3750491589 Jul 23 06:31:44 PM PDT 24 Jul 23 06:32:01 PM PDT 24 621516447 ps
T334 /workspace/coverage/default/27.sram_ctrl_lc_escalation.1799105895 Jul 23 06:33:23 PM PDT 24 Jul 23 06:33:29 PM PDT 24 1950723107 ps
T335 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.3051726125 Jul 23 06:32:28 PM PDT 24 Jul 23 06:32:40 PM PDT 24 92304721 ps
T336 /workspace/coverage/default/49.sram_ctrl_ram_cfg.2462332997 Jul 23 06:36:03 PM PDT 24 Jul 23 06:36:05 PM PDT 24 64048831 ps
T337 /workspace/coverage/default/42.sram_ctrl_bijection.1686560238 Jul 23 06:34:55 PM PDT 24 Jul 23 06:35:50 PM PDT 24 3671122885 ps
T338 /workspace/coverage/default/5.sram_ctrl_access_during_key_req.1273939282 Jul 23 06:31:50 PM PDT 24 Jul 23 06:47:34 PM PDT 24 10294317422 ps
T339 /workspace/coverage/default/38.sram_ctrl_stress_all.3868815584 Jul 23 06:34:29 PM PDT 24 Jul 23 07:06:19 PM PDT 24 26006359944 ps
T340 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.4213201496 Jul 23 06:32:27 PM PDT 24 Jul 23 06:40:14 PM PDT 24 18252702197 ps
T341 /workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.3975555493 Jul 23 06:33:23 PM PDT 24 Jul 23 06:45:39 PM PDT 24 3083317907 ps
T342 /workspace/coverage/default/7.sram_ctrl_regwen.3884238799 Jul 23 06:31:55 PM PDT 24 Jul 23 06:54:47 PM PDT 24 27337542217 ps
T343 /workspace/coverage/default/12.sram_ctrl_executable.471131567 Jul 23 06:32:15 PM PDT 24 Jul 23 06:46:43 PM PDT 24 5972263065 ps
T344 /workspace/coverage/default/48.sram_ctrl_max_throughput.430776455 Jul 23 06:35:47 PM PDT 24 Jul 23 06:36:16 PM PDT 24 89766168 ps
T345 /workspace/coverage/default/12.sram_ctrl_partial_access_b2b.3579445608 Jul 23 06:32:15 PM PDT 24 Jul 23 06:38:45 PM PDT 24 10197657735 ps
T346 /workspace/coverage/default/4.sram_ctrl_smoke.1510891106 Jul 23 06:31:51 PM PDT 24 Jul 23 06:33:48 PM PDT 24 963337429 ps
T347 /workspace/coverage/default/42.sram_ctrl_partial_access.526935968 Jul 23 06:34:52 PM PDT 24 Jul 23 06:35:30 PM PDT 24 1812295009 ps
T348 /workspace/coverage/default/15.sram_ctrl_executable.3810335640 Jul 23 06:32:21 PM PDT 24 Jul 23 06:46:06 PM PDT 24 4570508480 ps
T349 /workspace/coverage/default/0.sram_ctrl_max_throughput.1160971917 Jul 23 06:31:35 PM PDT 24 Jul 23 06:34:24 PM PDT 24 543497948 ps
T350 /workspace/coverage/default/13.sram_ctrl_mem_walk.1756446679 Jul 23 06:32:13 PM PDT 24 Jul 23 06:32:34 PM PDT 24 1829743018 ps
T351 /workspace/coverage/default/32.sram_ctrl_bijection.2976667435 Jul 23 06:33:39 PM PDT 24 Jul 23 06:33:57 PM PDT 24 1107190559 ps
T352 /workspace/coverage/default/30.sram_ctrl_partial_access.1574726242 Jul 23 06:33:29 PM PDT 24 Jul 23 06:33:32 PM PDT 24 120632443 ps
T353 /workspace/coverage/default/11.sram_ctrl_access_during_key_req.3996162387 Jul 23 06:32:08 PM PDT 24 Jul 23 06:51:18 PM PDT 24 3999298848 ps
T354 /workspace/coverage/default/19.sram_ctrl_bijection.3509409301 Jul 23 06:32:30 PM PDT 24 Jul 23 06:32:54 PM PDT 24 543679222 ps
T355 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.2511342694 Jul 23 06:32:32 PM PDT 24 Jul 23 06:38:15 PM PDT 24 4928482827 ps
T356 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.3950764997 Jul 23 06:32:06 PM PDT 24 Jul 23 06:38:24 PM PDT 24 142683912550 ps
T357 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.2057384850 Jul 23 06:34:14 PM PDT 24 Jul 23 06:35:01 PM PDT 24 418403866 ps
T358 /workspace/coverage/default/3.sram_ctrl_executable.1723148298 Jul 23 06:31:52 PM PDT 24 Jul 23 06:55:15 PM PDT 24 11109024246 ps
T359 /workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.2822387240 Jul 23 06:31:41 PM PDT 24 Jul 23 06:31:53 PM PDT 24 136972942 ps
T360 /workspace/coverage/default/18.sram_ctrl_access_during_key_req.1394226205 Jul 23 06:32:31 PM PDT 24 Jul 23 06:42:45 PM PDT 24 1990750662 ps
T361 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.3609427538 Jul 23 06:35:24 PM PDT 24 Jul 23 06:39:35 PM PDT 24 12068302266 ps
T362 /workspace/coverage/default/9.sram_ctrl_lc_escalation.3861382047 Jul 23 06:32:02 PM PDT 24 Jul 23 06:32:11 PM PDT 24 161454769 ps
T363 /workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.136643013 Jul 23 06:32:08 PM PDT 24 Jul 23 06:32:34 PM PDT 24 89569397 ps
T364 /workspace/coverage/default/44.sram_ctrl_regwen.2506049907 Jul 23 06:35:09 PM PDT 24 Jul 23 06:56:51 PM PDT 24 2582330650 ps
T365 /workspace/coverage/default/45.sram_ctrl_lc_escalation.1614646662 Jul 23 06:35:24 PM PDT 24 Jul 23 06:35:32 PM PDT 24 840068531 ps
T366 /workspace/coverage/default/48.sram_ctrl_smoke.579086470 Jul 23 06:35:47 PM PDT 24 Jul 23 06:36:09 PM PDT 24 74771049 ps
T367 /workspace/coverage/default/2.sram_ctrl_max_throughput.2288691537 Jul 23 06:31:41 PM PDT 24 Jul 23 06:32:49 PM PDT 24 108437418 ps
T368 /workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.3787635709 Jul 23 06:32:49 PM PDT 24 Jul 23 06:33:12 PM PDT 24 1672704635 ps
T369 /workspace/coverage/default/29.sram_ctrl_max_throughput.577299083 Jul 23 06:33:22 PM PDT 24 Jul 23 06:33:26 PM PDT 24 84653628 ps
T370 /workspace/coverage/default/24.sram_ctrl_max_throughput.2098136858 Jul 23 06:32:54 PM PDT 24 Jul 23 06:34:11 PM PDT 24 295993235 ps
T371 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.1193905482 Jul 23 06:32:29 PM PDT 24 Jul 23 06:32:38 PM PDT 24 89562506 ps
T372 /workspace/coverage/default/30.sram_ctrl_executable.3903760123 Jul 23 06:33:28 PM PDT 24 Jul 23 06:43:27 PM PDT 24 7424378874 ps
T373 /workspace/coverage/default/14.sram_ctrl_multiple_keys.847882494 Jul 23 06:32:18 PM PDT 24 Jul 23 06:41:42 PM PDT 24 9767466352 ps
T374 /workspace/coverage/default/12.sram_ctrl_stress_all.2158648988 Jul 23 06:32:10 PM PDT 24 Jul 23 06:54:30 PM PDT 24 6636548289 ps
T375 /workspace/coverage/default/10.sram_ctrl_mem_partial_access.148905116 Jul 23 06:32:06 PM PDT 24 Jul 23 06:32:17 PM PDT 24 70213296 ps
T376 /workspace/coverage/default/21.sram_ctrl_mem_partial_access.1171092786 Jul 23 06:32:43 PM PDT 24 Jul 23 06:32:49 PM PDT 24 197982337 ps
T377 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.3199377599 Jul 23 06:32:49 PM PDT 24 Jul 23 06:37:40 PM PDT 24 26284585576 ps
T378 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.1184168368 Jul 23 06:34:13 PM PDT 24 Jul 23 06:43:18 PM PDT 24 1293729022 ps
T379 /workspace/coverage/default/47.sram_ctrl_executable.3966253993 Jul 23 06:35:44 PM PDT 24 Jul 23 06:36:20 PM PDT 24 589142676 ps
T380 /workspace/coverage/default/46.sram_ctrl_smoke.3487904868 Jul 23 06:35:26 PM PDT 24 Jul 23 06:37:40 PM PDT 24 2360581586 ps
T381 /workspace/coverage/default/21.sram_ctrl_executable.805706654 Jul 23 06:32:43 PM PDT 24 Jul 23 06:48:07 PM PDT 24 189904704992 ps
T382 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.3344807768 Jul 23 06:31:38 PM PDT 24 Jul 23 06:36:35 PM PDT 24 7356550488 ps
T383 /workspace/coverage/default/25.sram_ctrl_bijection.2945305203 Jul 23 06:33:00 PM PDT 24 Jul 23 06:34:14 PM PDT 24 4417736409 ps
T384 /workspace/coverage/default/22.sram_ctrl_stress_all.2005789631 Jul 23 06:32:50 PM PDT 24 Jul 23 07:14:31 PM PDT 24 27292529748 ps
T385 /workspace/coverage/default/32.sram_ctrl_max_throughput.1646987146 Jul 23 06:33:39 PM PDT 24 Jul 23 06:34:49 PM PDT 24 104368502 ps
T386 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.2999965856 Jul 23 06:32:16 PM PDT 24 Jul 23 06:37:47 PM PDT 24 4383387599 ps
T387 /workspace/coverage/default/15.sram_ctrl_max_throughput.916147511 Jul 23 06:32:22 PM PDT 24 Jul 23 06:34:24 PM PDT 24 247254982 ps
T388 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.1202539064 Jul 23 06:33:11 PM PDT 24 Jul 23 06:43:25 PM PDT 24 1847520709 ps
T389 /workspace/coverage/default/36.sram_ctrl_partial_access.4244543474 Jul 23 06:34:13 PM PDT 24 Jul 23 06:34:19 PM PDT 24 119505303 ps
T390 /workspace/coverage/default/26.sram_ctrl_executable.693820432 Jul 23 06:33:11 PM PDT 24 Jul 23 06:35:58 PM PDT 24 3021149524 ps
T391 /workspace/coverage/default/21.sram_ctrl_alert_test.4271441115 Jul 23 06:32:44 PM PDT 24 Jul 23 06:32:47 PM PDT 24 67213293 ps
T392 /workspace/coverage/default/32.sram_ctrl_smoke.2392568486 Jul 23 06:33:38 PM PDT 24 Jul 23 06:33:50 PM PDT 24 704382500 ps
T393 /workspace/coverage/default/5.sram_ctrl_regwen.2987683936 Jul 23 06:31:54 PM PDT 24 Jul 23 06:46:21 PM PDT 24 9043648789 ps
T394 /workspace/coverage/default/49.sram_ctrl_stress_all.449586758 Jul 23 06:36:05 PM PDT 24 Jul 23 08:03:06 PM PDT 24 11919934657 ps
T395 /workspace/coverage/default/49.sram_ctrl_mem_walk.4027611509 Jul 23 06:36:05 PM PDT 24 Jul 23 06:36:16 PM PDT 24 364318876 ps
T396 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.2229862843 Jul 23 06:32:49 PM PDT 24 Jul 23 06:32:57 PM PDT 24 98084779 ps
T397 /workspace/coverage/default/44.sram_ctrl_max_throughput.1853462594 Jul 23 06:35:10 PM PDT 24 Jul 23 06:35:19 PM PDT 24 110569044 ps
T398 /workspace/coverage/default/38.sram_ctrl_multiple_keys.885035075 Jul 23 06:34:25 PM PDT 24 Jul 23 06:53:45 PM PDT 24 32196117902 ps
T399 /workspace/coverage/default/38.sram_ctrl_max_throughput.2271342692 Jul 23 06:34:26 PM PDT 24 Jul 23 06:34:42 PM PDT 24 71128704 ps
T400 /workspace/coverage/default/34.sram_ctrl_partial_access.238616302 Jul 23 06:33:54 PM PDT 24 Jul 23 06:33:59 PM PDT 24 1190345714 ps
T401 /workspace/coverage/default/27.sram_ctrl_bijection.2459876812 Jul 23 06:33:13 PM PDT 24 Jul 23 06:33:42 PM PDT 24 877570619 ps
T402 /workspace/coverage/default/7.sram_ctrl_partial_access.2296730523 Jul 23 06:31:52 PM PDT 24 Jul 23 06:33:27 PM PDT 24 533043528 ps
T403 /workspace/coverage/default/3.sram_ctrl_alert_test.3832846409 Jul 23 06:31:52 PM PDT 24 Jul 23 06:32:03 PM PDT 24 49670205 ps
T404 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.3593369651 Jul 23 06:32:37 PM PDT 24 Jul 23 06:35:41 PM PDT 24 3577046546 ps
T405 /workspace/coverage/default/4.sram_ctrl_partial_access.2051144149 Jul 23 06:31:52 PM PDT 24 Jul 23 06:32:17 PM PDT 24 425593506 ps
T406 /workspace/coverage/default/40.sram_ctrl_partial_access.1640521754 Jul 23 06:34:35 PM PDT 24 Jul 23 06:36:13 PM PDT 24 3400474418 ps
T407 /workspace/coverage/default/14.sram_ctrl_regwen.711428635 Jul 23 06:32:18 PM PDT 24 Jul 23 06:41:20 PM PDT 24 1820478740 ps
T408 /workspace/coverage/default/48.sram_ctrl_partial_access.276846411 Jul 23 06:35:52 PM PDT 24 Jul 23 06:37:51 PM PDT 24 728953435 ps
T409 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.3336623976 Jul 23 06:33:23 PM PDT 24 Jul 23 06:33:28 PM PDT 24 693441569 ps
T410 /workspace/coverage/default/1.sram_ctrl_partial_access.3697435060 Jul 23 06:31:41 PM PDT 24 Jul 23 06:32:06 PM PDT 24 533449593 ps
T411 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.135709937 Jul 23 06:33:05 PM PDT 24 Jul 23 06:45:15 PM PDT 24 6642579237 ps
T412 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.315758051 Jul 23 06:32:43 PM PDT 24 Jul 23 06:33:54 PM PDT 24 131703667 ps
T413 /workspace/coverage/default/43.sram_ctrl_lc_escalation.1555871568 Jul 23 06:35:06 PM PDT 24 Jul 23 06:35:15 PM PDT 24 576234506 ps
T414 /workspace/coverage/default/7.sram_ctrl_alert_test.3715489630 Jul 23 06:31:56 PM PDT 24 Jul 23 06:32:05 PM PDT 24 42772445 ps
T415 /workspace/coverage/default/6.sram_ctrl_partial_access.4068469933 Jul 23 06:31:49 PM PDT 24 Jul 23 06:32:20 PM PDT 24 2385161635 ps
T416 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.3134270386 Jul 23 06:36:05 PM PDT 24 Jul 23 06:36:09 PM PDT 24 103286049 ps
T417 /workspace/coverage/default/4.sram_ctrl_stress_all.2771510501 Jul 23 06:31:46 PM PDT 24 Jul 23 07:33:43 PM PDT 24 59875983761 ps
T418 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.1288655115 Jul 23 06:34:19 PM PDT 24 Jul 23 06:35:52 PM PDT 24 130762417 ps
T419 /workspace/coverage/default/12.sram_ctrl_max_throughput.1601275898 Jul 23 06:32:09 PM PDT 24 Jul 23 06:34:15 PM PDT 24 1189193676 ps
T420 /workspace/coverage/default/7.sram_ctrl_smoke.3279454467 Jul 23 06:31:49 PM PDT 24 Jul 23 06:33:09 PM PDT 24 233514571 ps
T421 /workspace/coverage/default/26.sram_ctrl_bijection.3562041322 Jul 23 06:33:10 PM PDT 24 Jul 23 06:34:16 PM PDT 24 11971744275 ps
T422 /workspace/coverage/default/0.sram_ctrl_multiple_keys.228981556 Jul 23 06:31:34 PM PDT 24 Jul 23 07:00:08 PM PDT 24 19219508727 ps
T423 /workspace/coverage/default/46.sram_ctrl_partial_access.1914489864 Jul 23 06:35:25 PM PDT 24 Jul 23 06:35:29 PM PDT 24 62669357 ps
T424 /workspace/coverage/default/23.sram_ctrl_ram_cfg.4040949688 Jul 23 06:32:52 PM PDT 24 Jul 23 06:32:55 PM PDT 24 117274420 ps
T425 /workspace/coverage/default/6.sram_ctrl_alert_test.3496332671 Jul 23 06:31:50 PM PDT 24 Jul 23 06:32:01 PM PDT 24 10641934 ps
T426 /workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.1336139453 Jul 23 06:33:34 PM PDT 24 Jul 23 06:43:00 PM PDT 24 2541213786 ps
T427 /workspace/coverage/default/2.sram_ctrl_partial_access_b2b.3894247627 Jul 23 06:31:41 PM PDT 24 Jul 23 06:38:46 PM PDT 24 61024593428 ps
T428 /workspace/coverage/default/33.sram_ctrl_max_throughput.847529409 Jul 23 06:33:52 PM PDT 24 Jul 23 06:35:14 PM PDT 24 106512698 ps
T429 /workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.1375988725 Jul 23 06:34:35 PM PDT 24 Jul 23 06:39:08 PM PDT 24 3060529456 ps
T430 /workspace/coverage/default/15.sram_ctrl_alert_test.3420038283 Jul 23 06:32:22 PM PDT 24 Jul 23 06:32:30 PM PDT 24 24635041 ps
T431 /workspace/coverage/default/24.sram_ctrl_mem_walk.1632311058 Jul 23 06:33:02 PM PDT 24 Jul 23 06:33:09 PM PDT 24 73814028 ps
T432 /workspace/coverage/default/4.sram_ctrl_multiple_keys.3038125999 Jul 23 06:31:50 PM PDT 24 Jul 23 06:42:39 PM PDT 24 9160447103 ps
T433 /workspace/coverage/default/29.sram_ctrl_partial_access.2787328467 Jul 23 06:33:22 PM PDT 24 Jul 23 06:34:42 PM PDT 24 177454216 ps
T434 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.531459412 Jul 23 06:34:52 PM PDT 24 Jul 23 06:37:02 PM PDT 24 2699780137 ps
T435 /workspace/coverage/default/45.sram_ctrl_executable.3493438584 Jul 23 06:35:24 PM PDT 24 Jul 23 06:43:25 PM PDT 24 33302621585 ps
T436 /workspace/coverage/default/42.sram_ctrl_alert_test.258183439 Jul 23 06:34:59 PM PDT 24 Jul 23 06:35:01 PM PDT 24 17178152 ps
T437 /workspace/coverage/default/9.sram_ctrl_max_throughput.1910805331 Jul 23 06:32:03 PM PDT 24 Jul 23 06:32:12 PM PDT 24 43548895 ps
T438 /workspace/coverage/default/43.sram_ctrl_executable.587364880 Jul 23 06:35:05 PM PDT 24 Jul 23 06:56:37 PM PDT 24 16147845139 ps
T439 /workspace/coverage/default/34.sram_ctrl_mem_partial_access.128688138 Jul 23 06:34:00 PM PDT 24 Jul 23 06:34:05 PM PDT 24 101912931 ps
T440 /workspace/coverage/default/21.sram_ctrl_stress_all.3631290253 Jul 23 06:32:43 PM PDT 24 Jul 23 07:28:14 PM PDT 24 149850754522 ps
T441 /workspace/coverage/default/36.sram_ctrl_executable.1255817613 Jul 23 06:34:12 PM PDT 24 Jul 23 06:58:39 PM PDT 24 60787303103 ps
T442 /workspace/coverage/default/11.sram_ctrl_partial_access_b2b.3881330144 Jul 23 06:32:09 PM PDT 24 Jul 23 06:38:12 PM PDT 24 29682865480 ps
T443 /workspace/coverage/default/11.sram_ctrl_max_throughput.3779118126 Jul 23 06:32:16 PM PDT 24 Jul 23 06:33:19 PM PDT 24 471203331 ps
T444 /workspace/coverage/default/9.sram_ctrl_smoke.4086220516 Jul 23 06:32:02 PM PDT 24 Jul 23 06:33:48 PM PDT 24 2388159724 ps
T445 /workspace/coverage/default/47.sram_ctrl_partial_access.2430048282 Jul 23 06:35:45 PM PDT 24 Jul 23 06:35:49 PM PDT 24 274440744 ps
T446 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.170074532 Jul 23 06:33:23 PM PDT 24 Jul 23 06:33:28 PM PDT 24 475383353 ps
T447 /workspace/coverage/default/6.sram_ctrl_mem_walk.3083513716 Jul 23 06:31:57 PM PDT 24 Jul 23 06:32:11 PM PDT 24 842797180 ps
T448 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.2369239614 Jul 23 06:34:20 PM PDT 24 Jul 23 06:34:25 PM PDT 24 89507919 ps
T449 /workspace/coverage/default/9.sram_ctrl_bijection.3919634242 Jul 23 06:32:03 PM PDT 24 Jul 23 06:33:30 PM PDT 24 12543111637 ps
T450 /workspace/coverage/default/39.sram_ctrl_executable.4228433315 Jul 23 06:34:36 PM PDT 24 Jul 23 06:53:09 PM PDT 24 17223078114 ps
T451 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.1478999551 Jul 23 06:34:23 PM PDT 24 Jul 23 06:36:40 PM PDT 24 610333705 ps
T452 /workspace/coverage/default/29.sram_ctrl_ram_cfg.2693978987 Jul 23 06:33:26 PM PDT 24 Jul 23 06:33:28 PM PDT 24 115837671 ps
T453 /workspace/coverage/default/17.sram_ctrl_mem_walk.4036881751 Jul 23 06:32:26 PM PDT 24 Jul 23 06:32:39 PM PDT 24 364570593 ps
T454 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.3860074583 Jul 23 06:32:37 PM PDT 24 Jul 23 06:35:24 PM PDT 24 587630692 ps
T455 /workspace/coverage/default/42.sram_ctrl_max_throughput.614557816 Jul 23 06:34:54 PM PDT 24 Jul 23 06:35:32 PM PDT 24 88224210 ps
T456 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.2445888229 Jul 23 06:31:52 PM PDT 24 Jul 23 06:37:10 PM PDT 24 15477123479 ps
T457 /workspace/coverage/default/38.sram_ctrl_smoke.2016171222 Jul 23 06:34:21 PM PDT 24 Jul 23 06:35:57 PM PDT 24 502175171 ps
T458 /workspace/coverage/default/35.sram_ctrl_ram_cfg.103514264 Jul 23 06:34:13 PM PDT 24 Jul 23 06:34:16 PM PDT 24 138088385 ps
T459 /workspace/coverage/default/17.sram_ctrl_multiple_keys.3214222958 Jul 23 06:32:28 PM PDT 24 Jul 23 06:50:42 PM PDT 24 72304853735 ps
T460 /workspace/coverage/default/27.sram_ctrl_partial_access.2771107092 Jul 23 06:33:20 PM PDT 24 Jul 23 06:34:12 PM PDT 24 1688040095 ps
T461 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.2689445405 Jul 23 06:32:01 PM PDT 24 Jul 23 06:38:22 PM PDT 24 37611727327 ps
T462 /workspace/coverage/default/25.sram_ctrl_multiple_keys.1655316807 Jul 23 06:33:00 PM PDT 24 Jul 23 06:54:33 PM PDT 24 15408622757 ps
T463 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.1850675379 Jul 23 06:33:44 PM PDT 24 Jul 23 06:36:56 PM PDT 24 11432942757 ps
T464 /workspace/coverage/default/3.sram_ctrl_partial_access.298572755 Jul 23 06:31:45 PM PDT 24 Jul 23 06:32:10 PM PDT 24 109167846 ps
T465 /workspace/coverage/default/6.sram_ctrl_regwen.1670363372 Jul 23 06:31:55 PM PDT 24 Jul 23 06:46:50 PM PDT 24 3674960637 ps
T466 /workspace/coverage/default/23.sram_ctrl_max_throughput.182747161 Jul 23 06:32:49 PM PDT 24 Jul 23 06:34:15 PM PDT 24 234145001 ps
T467 /workspace/coverage/default/40.sram_ctrl_multiple_keys.1649318393 Jul 23 06:34:39 PM PDT 24 Jul 23 06:38:32 PM PDT 24 5241529468 ps
T468 /workspace/coverage/default/30.sram_ctrl_multiple_keys.959006894 Jul 23 06:33:29 PM PDT 24 Jul 23 06:50:28 PM PDT 24 17400955511 ps
T469 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.3834769607 Jul 23 06:34:01 PM PDT 24 Jul 23 06:39:17 PM PDT 24 12351684832 ps
T470 /workspace/coverage/default/40.sram_ctrl_lc_escalation.3594638521 Jul 23 06:34:42 PM PDT 24 Jul 23 06:34:53 PM PDT 24 2116791875 ps
T471 /workspace/coverage/default/22.sram_ctrl_executable.4064153794 Jul 23 06:32:46 PM PDT 24 Jul 23 06:46:52 PM PDT 24 59070867711 ps
T472 /workspace/coverage/default/38.sram_ctrl_mem_walk.2577529806 Jul 23 06:34:24 PM PDT 24 Jul 23 06:34:32 PM PDT 24 351064867 ps
T473 /workspace/coverage/default/40.sram_ctrl_bijection.1379419253 Jul 23 06:34:35 PM PDT 24 Jul 23 06:35:45 PM PDT 24 19300738063 ps
T474 /workspace/coverage/default/8.sram_ctrl_access_during_key_req.2814850475 Jul 23 06:31:58 PM PDT 24 Jul 23 06:37:49 PM PDT 24 9079448846 ps
T16 /workspace/coverage/default/2.sram_ctrl_sec_cm.3984723575 Jul 23 06:31:45 PM PDT 24 Jul 23 06:31:57 PM PDT 24 358110571 ps
T475 /workspace/coverage/default/17.sram_ctrl_alert_test.1115625977 Jul 23 06:32:27 PM PDT 24 Jul 23 06:32:35 PM PDT 24 44166209 ps
T476 /workspace/coverage/default/8.sram_ctrl_throughput_w_partial_write.256968965 Jul 23 06:31:59 PM PDT 24 Jul 23 06:32:58 PM PDT 24 242162048 ps
T477 /workspace/coverage/default/8.sram_ctrl_mem_walk.1194658326 Jul 23 06:31:57 PM PDT 24 Jul 23 06:32:10 PM PDT 24 309289508 ps
T478 /workspace/coverage/default/24.sram_ctrl_multiple_keys.3669196188 Jul 23 06:32:56 PM PDT 24 Jul 23 06:48:34 PM PDT 24 21131142856 ps
T479 /workspace/coverage/default/8.sram_ctrl_partial_access_b2b.1918532324 Jul 23 06:31:57 PM PDT 24 Jul 23 06:38:40 PM PDT 24 58303892650 ps
T480 /workspace/coverage/default/32.sram_ctrl_regwen.2722685346 Jul 23 06:33:45 PM PDT 24 Jul 23 06:52:14 PM PDT 24 50267935110 ps
T481 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.3408744668 Jul 23 06:32:43 PM PDT 24 Jul 23 06:45:15 PM PDT 24 8159356637 ps
T482 /workspace/coverage/default/22.sram_ctrl_partial_access.3613507618 Jul 23 06:32:42 PM PDT 24 Jul 23 06:32:49 PM PDT 24 403211759 ps
T483 /workspace/coverage/default/28.sram_ctrl_multiple_keys.2360713576 Jul 23 06:33:24 PM PDT 24 Jul 23 06:42:39 PM PDT 24 21183725841 ps
T484 /workspace/coverage/default/8.sram_ctrl_multiple_keys.1290352708 Jul 23 06:31:59 PM PDT 24 Jul 23 06:48:35 PM PDT 24 45916052686 ps
T485 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.1377334054 Jul 23 06:32:09 PM PDT 24 Jul 23 06:33:30 PM PDT 24 476630335 ps
T486 /workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.174838695 Jul 23 06:32:45 PM PDT 24 Jul 23 06:37:14 PM PDT 24 22115805986 ps
T487 /workspace/coverage/default/21.sram_ctrl_bijection.3458954142 Jul 23 06:32:36 PM PDT 24 Jul 23 06:33:35 PM PDT 24 875092451 ps
T488 /workspace/coverage/default/20.sram_ctrl_multiple_keys.2798480939 Jul 23 06:32:37 PM PDT 24 Jul 23 06:51:20 PM PDT 24 9442891351 ps
T489 /workspace/coverage/default/23.sram_ctrl_stress_pipeline.3004398234 Jul 23 06:32:51 PM PDT 24 Jul 23 06:36:03 PM PDT 24 3699065872 ps
T490 /workspace/coverage/default/27.sram_ctrl_access_during_key_req.2733579891 Jul 23 06:33:16 PM PDT 24 Jul 23 06:45:57 PM PDT 24 18811766975 ps
T491 /workspace/coverage/default/1.sram_ctrl_stress_all.411537842 Jul 23 06:31:43 PM PDT 24 Jul 23 07:26:12 PM PDT 24 88380309111 ps
T492 /workspace/coverage/default/16.sram_ctrl_partial_access.2943921604 Jul 23 06:32:24 PM PDT 24 Jul 23 06:34:55 PM PDT 24 2453333400 ps
T493 /workspace/coverage/default/28.sram_ctrl_regwen.2635050851 Jul 23 06:33:16 PM PDT 24 Jul 23 06:51:16 PM PDT 24 8655633166 ps
T494 /workspace/coverage/default/36.sram_ctrl_mem_walk.3665232055 Jul 23 06:34:12 PM PDT 24 Jul 23 06:34:23 PM PDT 24 1915011297 ps
T495 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.3455357457 Jul 23 06:32:06 PM PDT 24 Jul 23 06:36:19 PM PDT 24 622577754 ps
T496 /workspace/coverage/default/19.sram_ctrl_stress_all.3142697938 Jul 23 06:32:36 PM PDT 24 Jul 23 07:12:15 PM PDT 24 69538657431 ps
T497 /workspace/coverage/default/41.sram_ctrl_regwen.2969772911 Jul 23 06:34:50 PM PDT 24 Jul 23 06:42:41 PM PDT 24 5200258650 ps
T498 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.3572536043 Jul 23 06:31:43 PM PDT 24 Jul 23 06:31:57 PM PDT 24 50248396 ps
T499 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.217059586 Jul 23 06:32:31 PM PDT 24 Jul 23 06:43:25 PM PDT 24 11354256366 ps
T500 /workspace/coverage/default/44.sram_ctrl_partial_access.763902408 Jul 23 06:35:13 PM PDT 24 Jul 23 06:37:48 PM PDT 24 6256428061 ps
T501 /workspace/coverage/default/44.sram_ctrl_ram_cfg.3711433240 Jul 23 06:35:10 PM PDT 24 Jul 23 06:35:12 PM PDT 24 178505353 ps
T502 /workspace/coverage/default/19.sram_ctrl_lc_escalation.324186064 Jul 23 06:32:28 PM PDT 24 Jul 23 06:32:42 PM PDT 24 542714826 ps
T503 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.3870917144 Jul 23 06:34:12 PM PDT 24 Jul 23 06:34:19 PM PDT 24 202550036 ps
T504 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.1294233741 Jul 23 06:31:54 PM PDT 24 Jul 23 06:36:52 PM PDT 24 3836824673 ps
T505 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.1504447084 Jul 23 06:32:24 PM PDT 24 Jul 23 06:38:23 PM PDT 24 59974085631 ps
T506 /workspace/coverage/default/28.sram_ctrl_lc_escalation.3583782099 Jul 23 06:33:20 PM PDT 24 Jul 23 06:33:27 PM PDT 24 1911054201 ps
T507 /workspace/coverage/default/47.sram_ctrl_stress_pipeline.407948907 Jul 23 06:35:46 PM PDT 24 Jul 23 06:40:27 PM PDT 24 3662476553 ps
T508 /workspace/coverage/default/17.sram_ctrl_max_throughput.2388350244 Jul 23 06:32:23 PM PDT 24 Jul 23 06:33:19 PM PDT 24 199182506 ps
T509 /workspace/coverage/default/37.sram_ctrl_max_throughput.1230333296 Jul 23 06:34:21 PM PDT 24 Jul 23 06:37:00 PM PDT 24 538853391 ps
T510 /workspace/coverage/default/9.sram_ctrl_regwen.3244487433 Jul 23 06:32:09 PM PDT 24 Jul 23 06:41:09 PM PDT 24 126765298540 ps
T511 /workspace/coverage/default/17.sram_ctrl_stress_pipeline.2951396480 Jul 23 06:32:25 PM PDT 24 Jul 23 06:37:14 PM PDT 24 15720033671 ps
T512 /workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.1196962325 Jul 23 06:32:07 PM PDT 24 Jul 23 06:32:22 PM PDT 24 198054991 ps
T513 /workspace/coverage/default/46.sram_ctrl_max_throughput.1622912406 Jul 23 06:35:26 PM PDT 24 Jul 23 06:35:28 PM PDT 24 640963567 ps
T514 /workspace/coverage/default/42.sram_ctrl_stress_all.2843954645 Jul 23 06:35:00 PM PDT 24 Jul 23 07:03:44 PM PDT 24 27997555218 ps
T515 /workspace/coverage/default/12.sram_ctrl_access_during_key_req.3983106913 Jul 23 06:32:10 PM PDT 24 Jul 23 06:43:24 PM PDT 24 8210075138 ps
T516 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.2568809797 Jul 23 06:32:56 PM PDT 24 Jul 23 06:35:31 PM PDT 24 159470395 ps
T517 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.1967819547 Jul 23 06:35:10 PM PDT 24 Jul 23 06:37:07 PM PDT 24 163071233 ps
T518 /workspace/coverage/default/3.sram_ctrl_bijection.782112295 Jul 23 06:31:50 PM PDT 24 Jul 23 06:32:23 PM PDT 24 1144212886 ps
T519 /workspace/coverage/default/44.sram_ctrl_mem_partial_access.2755210151 Jul 23 06:35:15 PM PDT 24 Jul 23 06:35:20 PM PDT 24 99774168 ps
T520 /workspace/coverage/default/20.sram_ctrl_smoke.4181870113 Jul 23 06:32:44 PM PDT 24 Jul 23 06:33:03 PM PDT 24 6827579626 ps
T521 /workspace/coverage/default/9.sram_ctrl_stress_all.1141946297 Jul 23 06:32:03 PM PDT 24 Jul 23 07:25:13 PM PDT 24 37017590739 ps
T522 /workspace/coverage/default/37.sram_ctrl_stress_pipeline.2736582981 Jul 23 06:34:19 PM PDT 24 Jul 23 06:38:57 PM PDT 24 5424012190 ps
T523 /workspace/coverage/default/23.sram_ctrl_smoke.1900632944 Jul 23 06:32:49 PM PDT 24 Jul 23 06:32:55 PM PDT 24 111529423 ps
T524 /workspace/coverage/default/12.sram_ctrl_multiple_keys.769280555 Jul 23 06:32:08 PM PDT 24 Jul 23 06:47:49 PM PDT 24 56329404268 ps
T17 /workspace/coverage/default/1.sram_ctrl_sec_cm.2909824266 Jul 23 06:31:49 PM PDT 24 Jul 23 06:32:02 PM PDT 24 192755968 ps
T525 /workspace/coverage/default/24.sram_ctrl_smoke.3215090925 Jul 23 06:32:53 PM PDT 24 Jul 23 06:33:11 PM PDT 24 249802431 ps
T526 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.2641685140 Jul 23 06:35:46 PM PDT 24 Jul 23 06:40:46 PM PDT 24 11724973387 ps
T527 /workspace/coverage/default/20.sram_ctrl_lc_escalation.2969077675 Jul 23 06:32:35 PM PDT 24 Jul 23 06:32:46 PM PDT 24 498003495 ps
T528 /workspace/coverage/default/14.sram_ctrl_executable.2553081050 Jul 23 06:32:17 PM PDT 24 Jul 23 06:46:50 PM PDT 24 2505852331 ps
T529 /workspace/coverage/default/17.sram_ctrl_stress_all.3364363510 Jul 23 06:32:23 PM PDT 24 Jul 23 07:47:21 PM PDT 24 154519698971 ps
T530 /workspace/coverage/default/14.sram_ctrl_ram_cfg.1418082574 Jul 23 06:32:14 PM PDT 24 Jul 23 06:32:25 PM PDT 24 48844563 ps
T531 /workspace/coverage/default/14.sram_ctrl_stress_all.1660165728 Jul 23 06:32:14 PM PDT 24 Jul 23 07:58:39 PM PDT 24 58574968876 ps
T532 /workspace/coverage/default/16.sram_ctrl_smoke.3631461423 Jul 23 06:32:29 PM PDT 24 Jul 23 06:34:02 PM PDT 24 534251561 ps
T533 /workspace/coverage/default/28.sram_ctrl_alert_test.1636119382 Jul 23 06:33:22 PM PDT 24 Jul 23 06:33:25 PM PDT 24 13847772 ps
T534 /workspace/coverage/default/5.sram_ctrl_bijection.1603433179 Jul 23 06:31:46 PM PDT 24 Jul 23 06:32:46 PM PDT 24 3068528333 ps
T535 /workspace/coverage/default/33.sram_ctrl_executable.827577127 Jul 23 06:33:48 PM PDT 24 Jul 23 06:50:48 PM PDT 24 3751211062 ps
T536 /workspace/coverage/default/9.sram_ctrl_ram_cfg.1493160970 Jul 23 06:31:59 PM PDT 24 Jul 23 06:32:07 PM PDT 24 28562211 ps
T537 /workspace/coverage/default/35.sram_ctrl_regwen.3786098884 Jul 23 06:34:14 PM PDT 24 Jul 23 06:43:07 PM PDT 24 4935999852 ps
T538 /workspace/coverage/default/49.sram_ctrl_smoke.3690637662 Jul 23 06:35:54 PM PDT 24 Jul 23 06:36:08 PM PDT 24 1305405436 ps
T539 /workspace/coverage/default/14.sram_ctrl_partial_access_b2b.2237892618 Jul 23 06:32:15 PM PDT 24 Jul 23 06:39:06 PM PDT 24 18615547197 ps
T540 /workspace/coverage/default/35.sram_ctrl_alert_test.1627454535 Jul 23 06:34:12 PM PDT 24 Jul 23 06:34:15 PM PDT 24 41089575 ps
T541 /workspace/coverage/default/21.sram_ctrl_max_throughput.221308959 Jul 23 06:32:43 PM PDT 24 Jul 23 06:32:49 PM PDT 24 191016066 ps
T542 /workspace/coverage/default/22.sram_ctrl_max_throughput.2125926857 Jul 23 06:32:47 PM PDT 24 Jul 23 06:32:51 PM PDT 24 125607714 ps
T543 /workspace/coverage/default/13.sram_ctrl_bijection.1357346711 Jul 23 06:32:09 PM PDT 24 Jul 23 06:32:58 PM PDT 24 7467677758 ps
T544 /workspace/coverage/default/35.sram_ctrl_smoke.3181724781 Jul 23 06:34:02 PM PDT 24 Jul 23 06:34:12 PM PDT 24 601430883 ps
T545 /workspace/coverage/default/48.sram_ctrl_partial_access_b2b.1276137968 Jul 23 06:35:52 PM PDT 24 Jul 23 06:42:00 PM PDT 24 27830197786 ps
T546 /workspace/coverage/default/27.sram_ctrl_smoke.1576303339 Jul 23 06:33:12 PM PDT 24 Jul 23 06:34:00 PM PDT 24 422606604 ps
T547 /workspace/coverage/default/47.sram_ctrl_mem_partial_access.3371478826 Jul 23 06:35:48 PM PDT 24 Jul 23 06:35:56 PM PDT 24 189741086 ps
T548 /workspace/coverage/default/10.sram_ctrl_access_during_key_req.2001392451 Jul 23 06:32:06 PM PDT 24 Jul 23 06:51:51 PM PDT 24 2657922771 ps
T549 /workspace/coverage/default/29.sram_ctrl_stress_all.1734177479 Jul 23 06:33:27 PM PDT 24 Jul 23 07:21:24 PM PDT 24 12022888079 ps
T550 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.1505011985 Jul 23 06:33:12 PM PDT 24 Jul 23 06:35:26 PM PDT 24 664229863 ps
T551 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.2895542761 Jul 23 06:31:39 PM PDT 24 Jul 23 06:31:56 PM PDT 24 353898597 ps
T552 /workspace/coverage/default/37.sram_ctrl_ram_cfg.893846370 Jul 23 06:34:20 PM PDT 24 Jul 23 06:34:23 PM PDT 24 42473324 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%