Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total test records in report: 1020
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T302 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.579859504 Aug 06 05:53:43 PM PDT 24 Aug 06 05:53:46 PM PDT 24 371449277 ps
T303 /workspace/coverage/default/37.sram_ctrl_bijection.4131103908 Aug 06 05:57:34 PM PDT 24 Aug 06 05:58:48 PM PDT 24 21067954782 ps
T304 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.724291366 Aug 06 05:53:28 PM PDT 24 Aug 06 06:19:42 PM PDT 24 3048146715 ps
T305 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.734697955 Aug 06 05:56:51 PM PDT 24 Aug 06 05:56:53 PM PDT 24 73310325 ps
T306 /workspace/coverage/default/37.sram_ctrl_multiple_keys.1023911730 Aug 06 05:57:33 PM PDT 24 Aug 06 06:10:20 PM PDT 24 1628317171 ps
T307 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.1701409778 Aug 06 05:56:12 PM PDT 24 Aug 06 06:08:19 PM PDT 24 3937572367 ps
T308 /workspace/coverage/default/0.sram_ctrl_ram_cfg.3167108811 Aug 06 05:53:11 PM PDT 24 Aug 06 05:53:12 PM PDT 24 92991639 ps
T309 /workspace/coverage/default/32.sram_ctrl_mem_walk.2402605655 Aug 06 05:56:40 PM PDT 24 Aug 06 05:56:49 PM PDT 24 825193876 ps
T310 /workspace/coverage/default/6.sram_ctrl_stress_pipeline.2284284959 Aug 06 05:53:42 PM PDT 24 Aug 06 05:56:31 PM PDT 24 1799620700 ps
T311 /workspace/coverage/default/3.sram_ctrl_lc_escalation.2964461913 Aug 06 05:53:12 PM PDT 24 Aug 06 05:53:18 PM PDT 24 2202332548 ps
T312 /workspace/coverage/default/8.sram_ctrl_regwen.459560860 Aug 06 05:53:54 PM PDT 24 Aug 06 06:09:44 PM PDT 24 108181545882 ps
T313 /workspace/coverage/default/33.sram_ctrl_executable.1152548940 Aug 06 05:56:50 PM PDT 24 Aug 06 06:01:51 PM PDT 24 22224561401 ps
T314 /workspace/coverage/default/6.sram_ctrl_smoke.3685431779 Aug 06 05:53:39 PM PDT 24 Aug 06 05:53:42 PM PDT 24 423536646 ps
T315 /workspace/coverage/default/5.sram_ctrl_mem_partial_access.2308866729 Aug 06 05:53:35 PM PDT 24 Aug 06 05:53:40 PM PDT 24 618990605 ps
T316 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.2626749411 Aug 06 05:54:16 PM PDT 24 Aug 06 05:58:21 PM PDT 24 2554777550 ps
T317 /workspace/coverage/default/24.sram_ctrl_executable.252260927 Aug 06 05:55:26 PM PDT 24 Aug 06 05:58:25 PM PDT 24 6544171853 ps
T318 /workspace/coverage/default/8.sram_ctrl_partial_access_b2b.3615866788 Aug 06 05:53:54 PM PDT 24 Aug 06 06:00:02 PM PDT 24 20686712185 ps
T48 /workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.2425074438 Aug 06 05:53:56 PM PDT 24 Aug 06 05:54:38 PM PDT 24 3594688545 ps
T319 /workspace/coverage/default/21.sram_ctrl_partial_access.2898122911 Aug 06 05:55:08 PM PDT 24 Aug 06 05:55:23 PM PDT 24 1105747983 ps
T320 /workspace/coverage/default/16.sram_ctrl_bijection.3727854289 Aug 06 05:54:28 PM PDT 24 Aug 06 05:55:37 PM PDT 24 2102502593 ps
T321 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.774170461 Aug 06 05:53:39 PM PDT 24 Aug 06 05:56:24 PM PDT 24 3539769455 ps
T322 /workspace/coverage/default/4.sram_ctrl_lc_escalation.1862347976 Aug 06 05:53:28 PM PDT 24 Aug 06 05:53:32 PM PDT 24 1735729891 ps
T323 /workspace/coverage/default/24.sram_ctrl_ram_cfg.350703078 Aug 06 05:55:33 PM PDT 24 Aug 06 05:55:34 PM PDT 24 32402493 ps
T324 /workspace/coverage/default/26.sram_ctrl_executable.1546792343 Aug 06 05:55:46 PM PDT 24 Aug 06 05:59:32 PM PDT 24 4154139111 ps
T325 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.3042339330 Aug 06 05:55:30 PM PDT 24 Aug 06 06:00:55 PM PDT 24 6831866397 ps
T326 /workspace/coverage/default/33.sram_ctrl_stress_all.2783163398 Aug 06 05:56:50 PM PDT 24 Aug 06 07:05:58 PM PDT 24 15752222930 ps
T57 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.1957820736 Aug 06 05:59:30 PM PDT 24 Aug 06 06:01:17 PM PDT 24 3121256935 ps
T327 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.1234029775 Aug 06 05:58:56 PM PDT 24 Aug 06 06:02:39 PM PDT 24 9080123271 ps
T328 /workspace/coverage/default/14.sram_ctrl_partial_access.532577407 Aug 06 05:54:15 PM PDT 24 Aug 06 05:54:27 PM PDT 24 425260848 ps
T66 /workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.50904476 Aug 06 05:55:47 PM PDT 24 Aug 06 05:56:20 PM PDT 24 2498247898 ps
T329 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.1272526917 Aug 06 05:59:11 PM PDT 24 Aug 06 06:01:38 PM PDT 24 221028448 ps
T330 /workspace/coverage/default/8.sram_ctrl_stress_all.1934042871 Aug 06 05:53:56 PM PDT 24 Aug 06 07:00:22 PM PDT 24 12453677576 ps
T67 /workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.2578384263 Aug 06 05:54:34 PM PDT 24 Aug 06 05:57:06 PM PDT 24 1394595854 ps
T331 /workspace/coverage/default/24.sram_ctrl_regwen.1093595958 Aug 06 05:55:29 PM PDT 24 Aug 06 06:08:23 PM PDT 24 9457151162 ps
T332 /workspace/coverage/default/5.sram_ctrl_smoke.3060529526 Aug 06 05:53:29 PM PDT 24 Aug 06 05:53:44 PM PDT 24 237086666 ps
T333 /workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.1184689645 Aug 06 05:56:38 PM PDT 24 Aug 06 05:56:45 PM PDT 24 60001944 ps
T334 /workspace/coverage/default/17.sram_ctrl_alert_test.2341804993 Aug 06 05:54:41 PM PDT 24 Aug 06 05:54:42 PM PDT 24 25554888 ps
T335 /workspace/coverage/default/19.sram_ctrl_ram_cfg.1351169273 Aug 06 05:54:43 PM PDT 24 Aug 06 05:54:44 PM PDT 24 310021607 ps
T336 /workspace/coverage/default/35.sram_ctrl_access_during_key_req.3772371688 Aug 06 05:57:05 PM PDT 24 Aug 06 06:13:56 PM PDT 24 13393248046 ps
T337 /workspace/coverage/default/19.sram_ctrl_smoke.3752714546 Aug 06 05:54:43 PM PDT 24 Aug 06 05:55:27 PM PDT 24 411764852 ps
T338 /workspace/coverage/default/17.sram_ctrl_max_throughput.3664674425 Aug 06 05:54:26 PM PDT 24 Aug 06 05:54:28 PM PDT 24 41494324 ps
T339 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.3599489298 Aug 06 05:54:42 PM PDT 24 Aug 06 05:54:48 PM PDT 24 540580984 ps
T340 /workspace/coverage/default/34.sram_ctrl_regwen.3492329972 Aug 06 05:57:02 PM PDT 24 Aug 06 06:00:05 PM PDT 24 13216286733 ps
T341 /workspace/coverage/default/40.sram_ctrl_max_throughput.1911056111 Aug 06 05:58:02 PM PDT 24 Aug 06 05:59:06 PM PDT 24 222859927 ps
T342 /workspace/coverage/default/27.sram_ctrl_mem_walk.1471860018 Aug 06 05:55:55 PM PDT 24 Aug 06 05:56:01 PM PDT 24 626480580 ps
T343 /workspace/coverage/default/45.sram_ctrl_ram_cfg.683702241 Aug 06 05:58:57 PM PDT 24 Aug 06 05:58:57 PM PDT 24 86626324 ps
T344 /workspace/coverage/default/44.sram_ctrl_max_throughput.643273261 Aug 06 05:58:42 PM PDT 24 Aug 06 05:59:23 PM PDT 24 111072236 ps
T345 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.1728748124 Aug 06 05:56:49 PM PDT 24 Aug 06 05:56:51 PM PDT 24 48274587 ps
T346 /workspace/coverage/default/19.sram_ctrl_alert_test.688438269 Aug 06 05:55:06 PM PDT 24 Aug 06 05:55:07 PM PDT 24 26691079 ps
T347 /workspace/coverage/default/26.sram_ctrl_regwen.3526112625 Aug 06 05:55:50 PM PDT 24 Aug 06 06:24:34 PM PDT 24 8676628218 ps
T348 /workspace/coverage/default/3.sram_ctrl_max_throughput.1878713967 Aug 06 05:53:06 PM PDT 24 Aug 06 05:54:13 PM PDT 24 99334760 ps
T349 /workspace/coverage/default/10.sram_ctrl_mem_walk.1558597067 Aug 06 05:54:01 PM PDT 24 Aug 06 05:54:11 PM PDT 24 959044026 ps
T350 /workspace/coverage/default/11.sram_ctrl_partial_access.3106344510 Aug 06 05:53:58 PM PDT 24 Aug 06 05:54:20 PM PDT 24 2151666551 ps
T351 /workspace/coverage/default/1.sram_ctrl_mem_partial_access.2678167692 Aug 06 05:53:08 PM PDT 24 Aug 06 05:53:11 PM PDT 24 568490919 ps
T352 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.2780490089 Aug 06 05:57:33 PM PDT 24 Aug 06 06:02:02 PM PDT 24 11214892847 ps
T353 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.2107903078 Aug 06 05:59:50 PM PDT 24 Aug 06 06:04:05 PM PDT 24 2384106705 ps
T354 /workspace/coverage/default/33.sram_ctrl_bijection.481129871 Aug 06 05:56:36 PM PDT 24 Aug 06 05:57:02 PM PDT 24 1957463536 ps
T355 /workspace/coverage/default/38.sram_ctrl_mem_partial_access.1595791804 Aug 06 05:57:47 PM PDT 24 Aug 06 05:57:51 PM PDT 24 123674227 ps
T356 /workspace/coverage/default/29.sram_ctrl_max_throughput.2617784332 Aug 06 05:56:16 PM PDT 24 Aug 06 05:58:27 PM PDT 24 528410315 ps
T357 /workspace/coverage/default/29.sram_ctrl_ram_cfg.4098014387 Aug 06 05:56:12 PM PDT 24 Aug 06 05:56:13 PM PDT 24 26618947 ps
T358 /workspace/coverage/default/24.sram_ctrl_mem_walk.1632587327 Aug 06 05:55:28 PM PDT 24 Aug 06 05:55:34 PM PDT 24 290687612 ps
T359 /workspace/coverage/default/43.sram_ctrl_partial_access.2172079274 Aug 06 05:58:30 PM PDT 24 Aug 06 05:58:33 PM PDT 24 67173177 ps
T360 /workspace/coverage/default/33.sram_ctrl_alert_test.2040602343 Aug 06 05:56:52 PM PDT 24 Aug 06 05:56:52 PM PDT 24 42968812 ps
T361 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.992481027 Aug 06 05:57:19 PM PDT 24 Aug 06 06:05:34 PM PDT 24 5587037859 ps
T362 /workspace/coverage/default/41.sram_ctrl_partial_access.1062018128 Aug 06 05:58:16 PM PDT 24 Aug 06 05:58:38 PM PDT 24 8578114614 ps
T363 /workspace/coverage/default/43.sram_ctrl_mem_walk.1152724590 Aug 06 05:58:42 PM PDT 24 Aug 06 05:58:51 PM PDT 24 274939112 ps
T364 /workspace/coverage/default/23.sram_ctrl_alert_test.709137236 Aug 06 05:55:18 PM PDT 24 Aug 06 05:55:19 PM PDT 24 47813807 ps
T365 /workspace/coverage/default/41.sram_ctrl_ram_cfg.2281053759 Aug 06 05:58:18 PM PDT 24 Aug 06 05:58:18 PM PDT 24 78739496 ps
T366 /workspace/coverage/default/28.sram_ctrl_ram_cfg.1584419973 Aug 06 05:56:14 PM PDT 24 Aug 06 05:56:14 PM PDT 24 114431210 ps
T367 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.1169757194 Aug 06 05:53:08 PM PDT 24 Aug 06 05:53:12 PM PDT 24 447413196 ps
T368 /workspace/coverage/default/27.sram_ctrl_lc_escalation.470291561 Aug 06 05:55:57 PM PDT 24 Aug 06 05:56:07 PM PDT 24 923694808 ps
T369 /workspace/coverage/default/42.sram_ctrl_alert_test.3740823004 Aug 06 05:58:28 PM PDT 24 Aug 06 05:58:29 PM PDT 24 11805129 ps
T370 /workspace/coverage/default/17.sram_ctrl_stress_pipeline.1742475034 Aug 06 05:54:28 PM PDT 24 Aug 06 05:57:30 PM PDT 24 1979379001 ps
T371 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.3752154931 Aug 06 05:56:38 PM PDT 24 Aug 06 05:56:41 PM PDT 24 81478624 ps
T372 /workspace/coverage/default/19.sram_ctrl_partial_access.704072993 Aug 06 05:54:42 PM PDT 24 Aug 06 05:55:56 PM PDT 24 165374145 ps
T373 /workspace/coverage/default/39.sram_ctrl_ram_cfg.2411361699 Aug 06 05:57:48 PM PDT 24 Aug 06 05:57:49 PM PDT 24 32965202 ps
T374 /workspace/coverage/default/34.sram_ctrl_partial_access_b2b.846799913 Aug 06 05:56:51 PM PDT 24 Aug 06 06:01:21 PM PDT 24 14135518435 ps
T375 /workspace/coverage/default/2.sram_ctrl_executable.3934030797 Aug 06 05:53:08 PM PDT 24 Aug 06 06:20:01 PM PDT 24 52140547353 ps
T376 /workspace/coverage/default/13.sram_ctrl_stress_all.1128161495 Aug 06 05:54:14 PM PDT 24 Aug 06 06:49:44 PM PDT 24 12339248506 ps
T377 /workspace/coverage/default/44.sram_ctrl_regwen.170778369 Aug 06 05:58:41 PM PDT 24 Aug 06 06:23:58 PM PDT 24 12330936474 ps
T378 /workspace/coverage/default/43.sram_ctrl_max_throughput.2337164302 Aug 06 05:58:27 PM PDT 24 Aug 06 06:01:07 PM PDT 24 1179872522 ps
T379 /workspace/coverage/default/26.sram_ctrl_partial_access.3130296121 Aug 06 05:55:46 PM PDT 24 Aug 06 05:57:55 PM PDT 24 3236474366 ps
T380 /workspace/coverage/default/3.sram_ctrl_mem_walk.2505696525 Aug 06 05:53:35 PM PDT 24 Aug 06 05:53:40 PM PDT 24 234621033 ps
T381 /workspace/coverage/default/7.sram_ctrl_lc_escalation.515667956 Aug 06 05:53:27 PM PDT 24 Aug 06 05:53:32 PM PDT 24 432127777 ps
T382 /workspace/coverage/default/5.sram_ctrl_alert_test.3016282063 Aug 06 05:53:37 PM PDT 24 Aug 06 05:53:38 PM PDT 24 12404408 ps
T383 /workspace/coverage/default/38.sram_ctrl_partial_access.2511021047 Aug 06 05:57:34 PM PDT 24 Aug 06 05:57:36 PM PDT 24 81478604 ps
T384 /workspace/coverage/default/46.sram_ctrl_access_during_key_req.1295376444 Aug 06 05:59:11 PM PDT 24 Aug 06 06:01:41 PM PDT 24 4798000658 ps
T385 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.1061960242 Aug 06 05:54:33 PM PDT 24 Aug 06 05:54:39 PM PDT 24 183680592 ps
T386 /workspace/coverage/default/36.sram_ctrl_multiple_keys.2391131101 Aug 06 05:57:20 PM PDT 24 Aug 06 06:05:00 PM PDT 24 30988769670 ps
T387 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.2092404844 Aug 06 05:59:09 PM PDT 24 Aug 06 06:04:24 PM PDT 24 2807330284 ps
T388 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.709773411 Aug 06 05:57:20 PM PDT 24 Aug 06 05:59:02 PM PDT 24 926020766 ps
T389 /workspace/coverage/default/40.sram_ctrl_ram_cfg.4083204437 Aug 06 05:58:02 PM PDT 24 Aug 06 05:58:03 PM PDT 24 31652453 ps
T390 /workspace/coverage/default/22.sram_ctrl_executable.4186873793 Aug 06 05:55:17 PM PDT 24 Aug 06 06:05:20 PM PDT 24 2131251945 ps
T391 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.3870577773 Aug 06 05:58:42 PM PDT 24 Aug 06 06:04:00 PM PDT 24 4549550289 ps
T392 /workspace/coverage/default/30.sram_ctrl_partial_access.3166437891 Aug 06 05:56:23 PM PDT 24 Aug 06 05:56:58 PM PDT 24 380474544 ps
T393 /workspace/coverage/default/29.sram_ctrl_lc_escalation.2514866971 Aug 06 05:56:16 PM PDT 24 Aug 06 05:56:22 PM PDT 24 951660396 ps
T394 /workspace/coverage/default/13.sram_ctrl_multiple_keys.3142052249 Aug 06 05:54:13 PM PDT 24 Aug 06 06:07:31 PM PDT 24 14262224628 ps
T395 /workspace/coverage/default/12.sram_ctrl_max_throughput.1305273880 Aug 06 05:53:56 PM PDT 24 Aug 06 05:53:58 PM PDT 24 44396520 ps
T396 /workspace/coverage/default/26.sram_ctrl_ram_cfg.1557972398 Aug 06 05:55:46 PM PDT 24 Aug 06 05:55:47 PM PDT 24 81060543 ps
T113 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.3638824359 Aug 06 05:57:00 PM PDT 24 Aug 06 05:59:45 PM PDT 24 5275708006 ps
T397 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.1048751735 Aug 06 05:58:02 PM PDT 24 Aug 06 06:04:10 PM PDT 24 25398626682 ps
T398 /workspace/coverage/default/34.sram_ctrl_mem_walk.1969180672 Aug 06 05:57:02 PM PDT 24 Aug 06 05:57:07 PM PDT 24 77478744 ps
T399 /workspace/coverage/default/34.sram_ctrl_lc_escalation.2468817072 Aug 06 05:57:01 PM PDT 24 Aug 06 05:57:07 PM PDT 24 567218481 ps
T400 /workspace/coverage/default/23.sram_ctrl_smoke.4059771994 Aug 06 05:55:18 PM PDT 24 Aug 06 05:57:38 PM PDT 24 257344197 ps
T401 /workspace/coverage/default/32.sram_ctrl_stress_pipeline.677731060 Aug 06 05:56:39 PM PDT 24 Aug 06 06:00:10 PM PDT 24 11334082517 ps
T402 /workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.1369990023 Aug 06 05:55:20 PM PDT 24 Aug 06 06:00:17 PM PDT 24 922717245 ps
T403 /workspace/coverage/default/29.sram_ctrl_partial_access.3421452787 Aug 06 05:56:08 PM PDT 24 Aug 06 05:56:15 PM PDT 24 531062230 ps
T404 /workspace/coverage/default/1.sram_ctrl_bijection.717895279 Aug 06 05:53:08 PM PDT 24 Aug 06 05:53:43 PM PDT 24 2071765434 ps
T405 /workspace/coverage/default/17.sram_ctrl_mem_walk.3051404535 Aug 06 05:54:27 PM PDT 24 Aug 06 05:54:33 PM PDT 24 1497470737 ps
T406 /workspace/coverage/default/37.sram_ctrl_stress_all.3721986629 Aug 06 05:57:35 PM PDT 24 Aug 06 07:06:11 PM PDT 24 55532114111 ps
T407 /workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.2335404104 Aug 06 05:53:06 PM PDT 24 Aug 06 05:55:39 PM PDT 24 159223635 ps
T408 /workspace/coverage/default/42.sram_ctrl_ram_cfg.2760023348 Aug 06 05:58:27 PM PDT 24 Aug 06 05:58:28 PM PDT 24 41819515 ps
T409 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.515064095 Aug 06 05:55:30 PM PDT 24 Aug 06 06:04:57 PM PDT 24 4292204286 ps
T410 /workspace/coverage/default/30.sram_ctrl_lc_escalation.2371754253 Aug 06 05:56:21 PM PDT 24 Aug 06 05:56:27 PM PDT 24 837182872 ps
T411 /workspace/coverage/default/6.sram_ctrl_mem_walk.3456282275 Aug 06 05:53:39 PM PDT 24 Aug 06 05:53:51 PM PDT 24 1740154443 ps
T412 /workspace/coverage/default/49.sram_ctrl_regwen.1303455641 Aug 06 05:59:53 PM PDT 24 Aug 06 06:05:05 PM PDT 24 2458670417 ps
T413 /workspace/coverage/default/3.sram_ctrl_bijection.2610813702 Aug 06 05:53:10 PM PDT 24 Aug 06 05:54:04 PM PDT 24 1987164765 ps
T414 /workspace/coverage/default/17.sram_ctrl_access_during_key_req.2820802997 Aug 06 05:54:27 PM PDT 24 Aug 06 06:03:59 PM PDT 24 7603917202 ps
T415 /workspace/coverage/default/15.sram_ctrl_executable.3070227049 Aug 06 05:54:22 PM PDT 24 Aug 06 05:57:08 PM PDT 24 14294781518 ps
T416 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.2342694992 Aug 06 05:55:18 PM PDT 24 Aug 06 05:55:55 PM PDT 24 645823430 ps
T417 /workspace/coverage/default/17.sram_ctrl_bijection.184934879 Aug 06 05:54:28 PM PDT 24 Aug 06 05:54:51 PM PDT 24 371114172 ps
T418 /workspace/coverage/default/41.sram_ctrl_bijection.3586304331 Aug 06 05:58:16 PM PDT 24 Aug 06 05:59:11 PM PDT 24 15685558235 ps
T419 /workspace/coverage/default/21.sram_ctrl_lc_escalation.1312281126 Aug 06 05:55:15 PM PDT 24 Aug 06 05:55:20 PM PDT 24 347769736 ps
T420 /workspace/coverage/default/11.sram_ctrl_regwen.3354790975 Aug 06 05:53:52 PM PDT 24 Aug 06 06:20:14 PM PDT 24 4598395362 ps
T421 /workspace/coverage/default/0.sram_ctrl_regwen.3673173969 Aug 06 05:53:06 PM PDT 24 Aug 06 06:15:28 PM PDT 24 3752818999 ps
T422 /workspace/coverage/default/36.sram_ctrl_bijection.304036455 Aug 06 05:57:20 PM PDT 24 Aug 06 05:57:54 PM PDT 24 2050670624 ps
T423 /workspace/coverage/default/49.sram_ctrl_max_throughput.603005468 Aug 06 05:59:52 PM PDT 24 Aug 06 06:00:16 PM PDT 24 168426378 ps
T424 /workspace/coverage/default/4.sram_ctrl_smoke.599892877 Aug 06 05:53:27 PM PDT 24 Aug 06 05:54:24 PM PDT 24 116298535 ps
T425 /workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.1370877148 Aug 06 05:55:16 PM PDT 24 Aug 06 05:58:04 PM PDT 24 7104017098 ps
T426 /workspace/coverage/default/39.sram_ctrl_lc_escalation.4133962692 Aug 06 05:57:49 PM PDT 24 Aug 06 05:57:51 PM PDT 24 150413908 ps
T427 /workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.3922223527 Aug 06 05:53:13 PM PDT 24 Aug 06 05:57:42 PM PDT 24 8067317557 ps
T428 /workspace/coverage/default/24.sram_ctrl_alert_test.1686335024 Aug 06 05:55:30 PM PDT 24 Aug 06 05:55:30 PM PDT 24 26321517 ps
T429 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.2841107129 Aug 06 05:56:50 PM PDT 24 Aug 06 06:03:36 PM PDT 24 82240051216 ps
T430 /workspace/coverage/default/27.sram_ctrl_smoke.4035051193 Aug 06 05:55:43 PM PDT 24 Aug 06 05:56:21 PM PDT 24 2233183715 ps
T431 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.43135412 Aug 06 05:53:52 PM PDT 24 Aug 06 05:54:39 PM PDT 24 231040250 ps
T432 /workspace/coverage/default/46.sram_ctrl_bijection.1338022655 Aug 06 05:59:12 PM PDT 24 Aug 06 06:00:05 PM PDT 24 1590197566 ps
T433 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.1414770385 Aug 06 05:58:16 PM PDT 24 Aug 06 06:07:17 PM PDT 24 5304057421 ps
T434 /workspace/coverage/default/43.sram_ctrl_mem_partial_access.474033380 Aug 06 05:58:41 PM PDT 24 Aug 06 05:58:44 PM PDT 24 50663881 ps
T435 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.226188795 Aug 06 05:54:01 PM PDT 24 Aug 06 05:59:20 PM PDT 24 1401396937 ps
T436 /workspace/coverage/default/23.sram_ctrl_multiple_keys.2324132549 Aug 06 05:55:19 PM PDT 24 Aug 06 05:59:12 PM PDT 24 1635203157 ps
T437 /workspace/coverage/default/0.sram_ctrl_partial_access_b2b.1507436752 Aug 06 05:53:10 PM PDT 24 Aug 06 05:59:09 PM PDT 24 14174810770 ps
T438 /workspace/coverage/default/47.sram_ctrl_mem_walk.3459247255 Aug 06 05:59:29 PM PDT 24 Aug 06 05:59:35 PM PDT 24 370765303 ps
T439 /workspace/coverage/default/34.sram_ctrl_ram_cfg.115363045 Aug 06 05:57:03 PM PDT 24 Aug 06 05:57:03 PM PDT 24 44017149 ps
T440 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.1497123848 Aug 06 05:54:14 PM PDT 24 Aug 06 05:54:29 PM PDT 24 396854973 ps
T441 /workspace/coverage/default/33.sram_ctrl_mem_walk.2117737750 Aug 06 05:56:50 PM PDT 24 Aug 06 05:56:56 PM PDT 24 230303030 ps
T442 /workspace/coverage/default/7.sram_ctrl_multiple_keys.4158858796 Aug 06 05:53:41 PM PDT 24 Aug 06 06:04:20 PM PDT 24 8843364353 ps
T443 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.1773921501 Aug 06 05:53:38 PM PDT 24 Aug 06 06:00:12 PM PDT 24 15537593993 ps
T444 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.243061532 Aug 06 05:54:43 PM PDT 24 Aug 06 05:56:12 PM PDT 24 290857234 ps
T445 /workspace/coverage/default/11.sram_ctrl_access_during_key_req.3166967911 Aug 06 05:53:55 PM PDT 24 Aug 06 06:00:17 PM PDT 24 6736266840 ps
T446 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.3351573833 Aug 06 05:57:48 PM PDT 24 Aug 06 05:59:30 PM PDT 24 195733468 ps
T447 /workspace/coverage/default/23.sram_ctrl_max_throughput.3437364773 Aug 06 05:55:21 PM PDT 24 Aug 06 05:55:48 PM PDT 24 193877670 ps
T448 /workspace/coverage/default/12.sram_ctrl_alert_test.2215722827 Aug 06 05:54:01 PM PDT 24 Aug 06 05:54:01 PM PDT 24 32575263 ps
T449 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.3477897602 Aug 06 05:53:53 PM PDT 24 Aug 06 05:53:57 PM PDT 24 388522494 ps
T450 /workspace/coverage/default/43.sram_ctrl_smoke.3125802629 Aug 06 05:58:27 PM PDT 24 Aug 06 05:58:35 PM PDT 24 490319128 ps
T451 /workspace/coverage/default/34.sram_ctrl_access_during_key_req.1871299388 Aug 06 05:57:00 PM PDT 24 Aug 06 06:14:48 PM PDT 24 3668073572 ps
T452 /workspace/coverage/default/28.sram_ctrl_access_during_key_req.3969544805 Aug 06 05:56:11 PM PDT 24 Aug 06 06:03:20 PM PDT 24 2263980296 ps
T453 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.1289764263 Aug 06 05:56:12 PM PDT 24 Aug 06 06:02:32 PM PDT 24 16571125717 ps
T454 /workspace/coverage/default/49.sram_ctrl_lc_escalation.2124576074 Aug 06 05:59:50 PM PDT 24 Aug 06 05:59:54 PM PDT 24 926316647 ps
T455 /workspace/coverage/default/31.sram_ctrl_stress_pipeline.2936306589 Aug 06 05:56:22 PM PDT 24 Aug 06 06:00:08 PM PDT 24 6081916109 ps
T456 /workspace/coverage/default/11.sram_ctrl_alert_test.1127940963 Aug 06 05:53:55 PM PDT 24 Aug 06 05:53:56 PM PDT 24 51173642 ps
T457 /workspace/coverage/default/19.sram_ctrl_bijection.2338806352 Aug 06 05:54:44 PM PDT 24 Aug 06 05:55:53 PM PDT 24 3205900224 ps
T458 /workspace/coverage/default/30.sram_ctrl_multiple_keys.3773466312 Aug 06 05:56:22 PM PDT 24 Aug 06 06:04:23 PM PDT 24 4483374187 ps
T459 /workspace/coverage/default/31.sram_ctrl_access_during_key_req.2540326099 Aug 06 05:56:30 PM PDT 24 Aug 06 06:06:59 PM PDT 24 3637445049 ps
T460 /workspace/coverage/default/1.sram_ctrl_multiple_keys.3280564436 Aug 06 05:53:11 PM PDT 24 Aug 06 06:12:55 PM PDT 24 7368042012 ps
T461 /workspace/coverage/default/14.sram_ctrl_lc_escalation.3148098317 Aug 06 05:54:15 PM PDT 24 Aug 06 05:54:20 PM PDT 24 2298917198 ps
T462 /workspace/coverage/default/46.sram_ctrl_regwen.3673408911 Aug 06 05:59:10 PM PDT 24 Aug 06 06:02:29 PM PDT 24 4330295761 ps
T463 /workspace/coverage/default/36.sram_ctrl_mem_walk.1829525036 Aug 06 05:57:20 PM PDT 24 Aug 06 05:57:31 PM PDT 24 724614688 ps
T464 /workspace/coverage/default/40.sram_ctrl_smoke.2372599613 Aug 06 05:58:00 PM PDT 24 Aug 06 06:00:34 PM PDT 24 289521932 ps
T465 /workspace/coverage/default/27.sram_ctrl_partial_access_b2b.708593955 Aug 06 05:55:57 PM PDT 24 Aug 06 06:00:25 PM PDT 24 14388764481 ps
T466 /workspace/coverage/default/15.sram_ctrl_partial_access_b2b.3839469559 Aug 06 05:54:18 PM PDT 24 Aug 06 05:58:27 PM PDT 24 10757143178 ps
T467 /workspace/coverage/default/47.sram_ctrl_ram_cfg.3548203415 Aug 06 05:59:29 PM PDT 24 Aug 06 05:59:30 PM PDT 24 30719217 ps
T468 /workspace/coverage/default/39.sram_ctrl_stress_all.861266725 Aug 06 05:58:04 PM PDT 24 Aug 06 06:13:26 PM PDT 24 19394805891 ps
T35 /workspace/coverage/default/0.sram_ctrl_sec_cm.1128259893 Aug 06 05:53:06 PM PDT 24 Aug 06 05:53:08 PM PDT 24 182212384 ps
T469 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.3447867648 Aug 06 05:53:04 PM PDT 24 Aug 06 05:57:20 PM PDT 24 2941977420 ps
T470 /workspace/coverage/default/1.sram_ctrl_stress_pipeline.943914443 Aug 06 05:53:07 PM PDT 24 Aug 06 05:55:47 PM PDT 24 1630652157 ps
T471 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.1246220680 Aug 06 05:57:22 PM PDT 24 Aug 06 05:57:27 PM PDT 24 153861174 ps
T472 /workspace/coverage/default/2.sram_ctrl_mem_walk.3308503605 Aug 06 05:53:06 PM PDT 24 Aug 06 05:53:14 PM PDT 24 278266247 ps
T473 /workspace/coverage/default/17.sram_ctrl_stress_all.3958708286 Aug 06 05:54:41 PM PDT 24 Aug 06 06:40:48 PM PDT 24 35957780153 ps
T474 /workspace/coverage/default/49.sram_ctrl_partial_access.2590187777 Aug 06 05:59:54 PM PDT 24 Aug 06 06:01:26 PM PDT 24 168924781 ps
T475 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.720991229 Aug 06 05:57:33 PM PDT 24 Aug 06 06:00:03 PM PDT 24 297925331 ps
T476 /workspace/coverage/default/35.sram_ctrl_partial_access.3905528848 Aug 06 05:57:02 PM PDT 24 Aug 06 05:57:16 PM PDT 24 468699793 ps
T477 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.2960506878 Aug 06 05:58:19 PM PDT 24 Aug 06 06:03:58 PM PDT 24 14010954367 ps
T478 /workspace/coverage/default/46.sram_ctrl_partial_access.1958421427 Aug 06 05:59:11 PM PDT 24 Aug 06 05:59:25 PM PDT 24 3193605465 ps
T479 /workspace/coverage/default/22.sram_ctrl_smoke.3372686795 Aug 06 05:55:18 PM PDT 24 Aug 06 05:55:28 PM PDT 24 178593783 ps
T480 /workspace/coverage/default/6.sram_ctrl_executable.90282404 Aug 06 05:53:36 PM PDT 24 Aug 06 06:02:32 PM PDT 24 51440029407 ps
T481 /workspace/coverage/default/8.sram_ctrl_access_during_key_req.2262213440 Aug 06 05:53:54 PM PDT 24 Aug 06 05:54:27 PM PDT 24 1104293843 ps
T482 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.3865224994 Aug 06 05:53:29 PM PDT 24 Aug 06 05:53:32 PM PDT 24 116387126 ps
T483 /workspace/coverage/default/39.sram_ctrl_partial_access.4171465045 Aug 06 05:57:48 PM PDT 24 Aug 06 05:57:56 PM PDT 24 461443366 ps
T484 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.57295822 Aug 06 05:53:55 PM PDT 24 Aug 06 05:58:56 PM PDT 24 3355516854 ps
T485 /workspace/coverage/default/14.sram_ctrl_partial_access_b2b.3762270902 Aug 06 05:54:22 PM PDT 24 Aug 06 06:02:51 PM PDT 24 60602797513 ps
T486 /workspace/coverage/default/14.sram_ctrl_regwen.2210536681 Aug 06 05:54:19 PM PDT 24 Aug 06 06:10:51 PM PDT 24 37012771860 ps
T487 /workspace/coverage/default/42.sram_ctrl_mem_walk.252240093 Aug 06 05:58:29 PM PDT 24 Aug 06 05:58:34 PM PDT 24 77157106 ps
T488 /workspace/coverage/default/18.sram_ctrl_stress_all.2727765251 Aug 06 05:54:43 PM PDT 24 Aug 06 06:10:18 PM PDT 24 4409675755 ps
T489 /workspace/coverage/default/41.sram_ctrl_stress_all.2822463630 Aug 06 05:58:15 PM PDT 24 Aug 06 07:17:23 PM PDT 24 15036781589 ps
T490 /workspace/coverage/default/49.sram_ctrl_multiple_keys.3289692123 Aug 06 05:59:54 PM PDT 24 Aug 06 06:11:47 PM PDT 24 25002211831 ps
T491 /workspace/coverage/default/29.sram_ctrl_smoke.4023880428 Aug 06 05:56:11 PM PDT 24 Aug 06 05:57:13 PM PDT 24 654464379 ps
T492 /workspace/coverage/default/28.sram_ctrl_max_throughput.2873479974 Aug 06 05:56:12 PM PDT 24 Aug 06 05:56:41 PM PDT 24 88542993 ps
T493 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.3757549921 Aug 06 05:57:03 PM PDT 24 Aug 06 05:59:29 PM PDT 24 2076341930 ps
T494 /workspace/coverage/default/42.sram_ctrl_partial_access.2970686308 Aug 06 05:58:16 PM PDT 24 Aug 06 05:58:53 PM PDT 24 742323879 ps
T495 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.3212829237 Aug 06 05:55:32 PM PDT 24 Aug 06 06:10:41 PM PDT 24 13733646322 ps
T496 /workspace/coverage/default/45.sram_ctrl_mem_walk.1037980988 Aug 06 05:58:58 PM PDT 24 Aug 06 05:59:04 PM PDT 24 605080123 ps
T497 /workspace/coverage/default/45.sram_ctrl_alert_test.770254378 Aug 06 05:59:12 PM PDT 24 Aug 06 05:59:13 PM PDT 24 63940669 ps
T498 /workspace/coverage/default/17.sram_ctrl_ram_cfg.100296362 Aug 06 05:54:30 PM PDT 24 Aug 06 05:54:30 PM PDT 24 89712969 ps
T499 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.4208178497 Aug 06 05:54:01 PM PDT 24 Aug 06 06:22:26 PM PDT 24 10883154467 ps
T500 /workspace/coverage/default/32.sram_ctrl_max_throughput.2634923760 Aug 06 05:56:36 PM PDT 24 Aug 06 05:58:35 PM PDT 24 1891670766 ps
T501 /workspace/coverage/default/8.sram_ctrl_bijection.3753221146 Aug 06 05:53:53 PM PDT 24 Aug 06 05:54:19 PM PDT 24 437341654 ps
T502 /workspace/coverage/default/4.sram_ctrl_regwen.1519478186 Aug 06 05:53:35 PM PDT 24 Aug 06 06:02:40 PM PDT 24 6300226891 ps
T503 /workspace/coverage/default/11.sram_ctrl_max_throughput.3256971192 Aug 06 05:53:55 PM PDT 24 Aug 06 05:54:39 PM PDT 24 241041774 ps
T504 /workspace/coverage/default/37.sram_ctrl_ram_cfg.3675703676 Aug 06 05:57:35 PM PDT 24 Aug 06 05:57:35 PM PDT 24 67044726 ps
T505 /workspace/coverage/default/40.sram_ctrl_bijection.796614840 Aug 06 05:58:01 PM PDT 24 Aug 06 05:59:01 PM PDT 24 5334257467 ps
T506 /workspace/coverage/default/12.sram_ctrl_regwen.307731532 Aug 06 05:54:00 PM PDT 24 Aug 06 05:59:32 PM PDT 24 22641485334 ps
T507 /workspace/coverage/default/9.sram_ctrl_stress_all.310153458 Aug 06 05:53:59 PM PDT 24 Aug 06 06:43:38 PM PDT 24 140877429594 ps
T508 /workspace/coverage/default/7.sram_ctrl_alert_test.40574162 Aug 06 05:53:52 PM PDT 24 Aug 06 05:53:53 PM PDT 24 23932072 ps
T509 /workspace/coverage/default/31.sram_ctrl_regwen.869661017 Aug 06 05:56:23 PM PDT 24 Aug 06 06:06:10 PM PDT 24 17796173067 ps
T510 /workspace/coverage/default/41.sram_ctrl_max_throughput.1902078096 Aug 06 05:58:15 PM PDT 24 Aug 06 05:58:22 PM PDT 24 438715984 ps
T511 /workspace/coverage/default/0.sram_ctrl_partial_access.428539759 Aug 06 05:53:03 PM PDT 24 Aug 06 05:53:07 PM PDT 24 257454502 ps
T512 /workspace/coverage/default/11.sram_ctrl_smoke.1998912525 Aug 06 05:54:03 PM PDT 24 Aug 06 05:54:21 PM PDT 24 11977284470 ps
T513 /workspace/coverage/default/38.sram_ctrl_multiple_keys.940786823 Aug 06 05:57:33 PM PDT 24 Aug 06 06:05:25 PM PDT 24 5663756728 ps
T514 /workspace/coverage/default/29.sram_ctrl_regwen.2057606874 Aug 06 05:56:13 PM PDT 24 Aug 06 05:58:49 PM PDT 24 1789719954 ps
T515 /workspace/coverage/default/10.sram_ctrl_partial_access.3337861139 Aug 06 05:54:05 PM PDT 24 Aug 06 05:54:15 PM PDT 24 194659268 ps
T516 /workspace/coverage/default/17.sram_ctrl_lc_escalation.2132399675 Aug 06 05:54:33 PM PDT 24 Aug 06 05:54:38 PM PDT 24 364731876 ps
T517 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.3733478036 Aug 06 05:53:09 PM PDT 24 Aug 06 05:55:05 PM PDT 24 1297894599 ps
T114 /workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.3742923749 Aug 06 05:55:58 PM PDT 24 Aug 06 05:56:39 PM PDT 24 3392172093 ps
T518 /workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.674102281 Aug 06 05:55:57 PM PDT 24 Aug 06 05:58:03 PM PDT 24 294086505 ps
T519 /workspace/coverage/default/15.sram_ctrl_bijection.1884825992 Aug 06 05:54:20 PM PDT 24 Aug 06 05:54:45 PM PDT 24 1811034132 ps
T520 /workspace/coverage/default/13.sram_ctrl_mem_partial_access.206878189 Aug 06 05:54:17 PM PDT 24 Aug 06 05:54:22 PM PDT 24 762940275 ps
T521 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.153520140 Aug 06 05:53:07 PM PDT 24 Aug 06 05:53:12 PM PDT 24 251416305 ps
T522 /workspace/coverage/default/41.sram_ctrl_alert_test.2438838091 Aug 06 05:58:14 PM PDT 24 Aug 06 05:58:14 PM PDT 24 55628426 ps
T523 /workspace/coverage/default/38.sram_ctrl_lc_escalation.463115601 Aug 06 05:57:46 PM PDT 24 Aug 06 05:57:56 PM PDT 24 2943366232 ps
T524 /workspace/coverage/default/23.sram_ctrl_ram_cfg.1498636429 Aug 06 05:55:17 PM PDT 24 Aug 06 05:55:18 PM PDT 24 104787895 ps
T525 /workspace/coverage/default/16.sram_ctrl_ram_cfg.2301074558 Aug 06 05:54:33 PM PDT 24 Aug 06 05:54:34 PM PDT 24 75336052 ps
T526 /workspace/coverage/default/1.sram_ctrl_max_throughput.1493959875 Aug 06 05:53:06 PM PDT 24 Aug 06 05:53:51 PM PDT 24 400113800 ps
T527 /workspace/coverage/default/48.sram_ctrl_bijection.1110584266 Aug 06 05:59:52 PM PDT 24 Aug 06 06:01:14 PM PDT 24 14663524140 ps
T528 /workspace/coverage/default/22.sram_ctrl_mem_walk.3301257054 Aug 06 05:55:20 PM PDT 24 Aug 06 05:55:29 PM PDT 24 269645640 ps
T529 /workspace/coverage/default/18.sram_ctrl_regwen.3080533926 Aug 06 05:54:39 PM PDT 24 Aug 06 05:58:51 PM PDT 24 3310434941 ps
T530 /workspace/coverage/default/35.sram_ctrl_mem_walk.393725423 Aug 06 05:57:21 PM PDT 24 Aug 06 05:57:33 PM PDT 24 1349808845 ps
T531 /workspace/coverage/default/41.sram_ctrl_mem_partial_access.3256420305 Aug 06 05:58:15 PM PDT 24 Aug 06 05:58:21 PM PDT 24 632846795 ps
T532 /workspace/coverage/default/13.sram_ctrl_max_throughput.4260606197 Aug 06 05:54:13 PM PDT 24 Aug 06 05:56:38 PM PDT 24 267457449 ps
T533 /workspace/coverage/default/18.sram_ctrl_lc_escalation.2083359327 Aug 06 05:54:41 PM PDT 24 Aug 06 05:54:44 PM PDT 24 815915172 ps
T534 /workspace/coverage/default/25.sram_ctrl_executable.2029158969 Aug 06 05:55:30 PM PDT 24 Aug 06 06:01:10 PM PDT 24 2669788561 ps
T535 /workspace/coverage/default/48.sram_ctrl_ram_cfg.3286625843 Aug 06 05:59:52 PM PDT 24 Aug 06 05:59:53 PM PDT 24 75691520 ps
T536 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.1712629917 Aug 06 05:53:57 PM PDT 24 Aug 06 06:00:25 PM PDT 24 18158074762 ps
T537 /workspace/coverage/default/17.sram_ctrl_partial_access.3031792646 Aug 06 05:54:28 PM PDT 24 Aug 06 05:54:48 PM PDT 24 203806385 ps
T538 /workspace/coverage/default/48.sram_ctrl_mem_walk.2504959386 Aug 06 05:59:51 PM PDT 24 Aug 06 05:59:56 PM PDT 24 283040719 ps
T539 /workspace/coverage/default/43.sram_ctrl_ram_cfg.3757299405 Aug 06 05:58:42 PM PDT 24 Aug 06 05:58:43 PM PDT 24 26819147 ps
T540 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.1256506349 Aug 06 05:55:32 PM PDT 24 Aug 06 05:55:45 PM PDT 24 151331931 ps
T541 /workspace/coverage/default/12.sram_ctrl_access_during_key_req.1778907859 Aug 06 05:54:00 PM PDT 24 Aug 06 06:18:03 PM PDT 24 2990047257 ps
T542 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.940959375 Aug 06 05:54:41 PM PDT 24 Aug 06 05:57:47 PM PDT 24 2480141383 ps
T543 /workspace/coverage/default/24.sram_ctrl_multiple_keys.2323040320 Aug 06 05:55:17 PM PDT 24 Aug 06 06:12:38 PM PDT 24 77066628806 ps
T544 /workspace/coverage/default/25.sram_ctrl_partial_access.1223261737 Aug 06 05:55:29 PM PDT 24 Aug 06 05:55:34 PM PDT 24 1971820809 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%