Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total test records in report: 1024
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T303 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.4076761229 Aug 17 05:15:13 PM PDT 24 Aug 17 05:20:41 PM PDT 24 4738673237 ps
T304 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.1923524028 Aug 17 05:19:50 PM PDT 24 Aug 17 05:20:31 PM PDT 24 117302687 ps
T305 /workspace/coverage/default/18.sram_ctrl_regwen.991501247 Aug 17 05:13:54 PM PDT 24 Aug 17 05:31:37 PM PDT 24 5449415624 ps
T306 /workspace/coverage/default/12.sram_ctrl_max_throughput.3185129886 Aug 17 05:12:10 PM PDT 24 Aug 17 05:13:41 PM PDT 24 252277476 ps
T307 /workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.3003901943 Aug 17 05:10:02 PM PDT 24 Aug 17 05:12:10 PM PDT 24 167666493 ps
T308 /workspace/coverage/default/14.sram_ctrl_regwen.2619800840 Aug 17 05:12:39 PM PDT 24 Aug 17 05:27:11 PM PDT 24 11127033476 ps
T309 /workspace/coverage/default/46.sram_ctrl_executable.570207978 Aug 17 05:21:22 PM PDT 24 Aug 17 05:27:38 PM PDT 24 4295003468 ps
T310 /workspace/coverage/default/49.sram_ctrl_stress_pipeline.3585432148 Aug 17 05:22:05 PM PDT 24 Aug 17 05:28:04 PM PDT 24 15202696769 ps
T311 /workspace/coverage/default/0.sram_ctrl_mem_walk.1364172260 Aug 17 05:09:59 PM PDT 24 Aug 17 05:10:10 PM PDT 24 1361286735 ps
T312 /workspace/coverage/default/12.sram_ctrl_smoke.3274221778 Aug 17 05:12:06 PM PDT 24 Aug 17 05:14:35 PM PDT 24 2872677830 ps
T313 /workspace/coverage/default/19.sram_ctrl_alert_test.51437704 Aug 17 05:14:08 PM PDT 24 Aug 17 05:14:09 PM PDT 24 14325921 ps
T314 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.57145585 Aug 17 05:11:17 PM PDT 24 Aug 17 05:11:21 PM PDT 24 387634749 ps
T315 /workspace/coverage/default/34.sram_ctrl_alert_test.598451976 Aug 17 05:18:38 PM PDT 24 Aug 17 05:18:39 PM PDT 24 13690670 ps
T316 /workspace/coverage/default/17.sram_ctrl_multiple_keys.1955882117 Aug 17 05:13:28 PM PDT 24 Aug 17 05:30:52 PM PDT 24 9329003879 ps
T317 /workspace/coverage/default/3.sram_ctrl_mem_walk.3471308962 Aug 17 05:10:12 PM PDT 24 Aug 17 05:10:18 PM PDT 24 2806635699 ps
T318 /workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.2507138383 Aug 17 05:14:07 PM PDT 24 Aug 17 05:17:22 PM PDT 24 3918464500 ps
T319 /workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.3321212316 Aug 17 05:10:10 PM PDT 24 Aug 17 05:10:15 PM PDT 24 195367177 ps
T320 /workspace/coverage/default/7.sram_ctrl_mem_walk.1274238572 Aug 17 05:11:09 PM PDT 24 Aug 17 05:11:20 PM PDT 24 939222099 ps
T321 /workspace/coverage/default/28.sram_ctrl_smoke.2753779775 Aug 17 05:16:43 PM PDT 24 Aug 17 05:16:47 PM PDT 24 178004173 ps
T322 /workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.3892991984 Aug 17 05:11:27 PM PDT 24 Aug 17 05:11:41 PM PDT 24 244445378 ps
T323 /workspace/coverage/default/18.sram_ctrl_executable.2224668674 Aug 17 05:13:44 PM PDT 24 Aug 17 05:23:11 PM PDT 24 2304713245 ps
T324 /workspace/coverage/default/39.sram_ctrl_partial_access_b2b.3795990832 Aug 17 05:19:51 PM PDT 24 Aug 17 05:25:24 PM PDT 24 162729494483 ps
T325 /workspace/coverage/default/28.sram_ctrl_bijection.419199531 Aug 17 05:16:44 PM PDT 24 Aug 17 05:17:36 PM PDT 24 7558576865 ps
T326 /workspace/coverage/default/46.sram_ctrl_smoke.4198231479 Aug 17 05:21:12 PM PDT 24 Aug 17 05:23:24 PM PDT 24 805057049 ps
T327 /workspace/coverage/default/19.sram_ctrl_ram_cfg.4035097925 Aug 17 05:14:08 PM PDT 24 Aug 17 05:14:09 PM PDT 24 35764383 ps
T328 /workspace/coverage/default/18.sram_ctrl_smoke.3451615209 Aug 17 05:13:45 PM PDT 24 Aug 17 05:13:49 PM PDT 24 884928166 ps
T329 /workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.1978346373 Aug 17 05:21:45 PM PDT 24 Aug 17 05:22:25 PM PDT 24 107878502 ps
T330 /workspace/coverage/default/42.sram_ctrl_lc_escalation.449746417 Aug 17 05:20:22 PM PDT 24 Aug 17 05:20:25 PM PDT 24 1005473410 ps
T331 /workspace/coverage/default/5.sram_ctrl_stress_all.1897155596 Aug 17 05:10:45 PM PDT 24 Aug 17 06:14:35 PM PDT 24 50585726394 ps
T332 /workspace/coverage/default/23.sram_ctrl_multiple_keys.2464352246 Aug 17 05:15:07 PM PDT 24 Aug 17 05:25:36 PM PDT 24 12956251585 ps
T333 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.4118690735 Aug 17 05:19:18 PM PDT 24 Aug 17 05:22:21 PM PDT 24 2657793065 ps
T334 /workspace/coverage/default/28.sram_ctrl_mem_walk.514002169 Aug 17 05:16:53 PM PDT 24 Aug 17 05:16:58 PM PDT 24 211928270 ps
T335 /workspace/coverage/default/49.sram_ctrl_partial_access.4013816639 Aug 17 05:22:03 PM PDT 24 Aug 17 05:22:10 PM PDT 24 127607080 ps
T336 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.860386603 Aug 17 05:13:51 PM PDT 24 Aug 17 05:13:54 PM PDT 24 86868055 ps
T337 /workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.2617320260 Aug 17 05:10:50 PM PDT 24 Aug 17 05:11:14 PM PDT 24 354834826 ps
T338 /workspace/coverage/default/34.sram_ctrl_ram_cfg.4122091711 Aug 17 05:18:37 PM PDT 24 Aug 17 05:18:37 PM PDT 24 26752054 ps
T339 /workspace/coverage/default/43.sram_ctrl_executable.3090854938 Aug 17 05:20:38 PM PDT 24 Aug 17 05:39:51 PM PDT 24 62659776469 ps
T340 /workspace/coverage/default/5.sram_ctrl_smoke.3008064803 Aug 17 05:10:27 PM PDT 24 Aug 17 05:10:35 PM PDT 24 134788592 ps
T341 /workspace/coverage/default/33.sram_ctrl_bijection.1758394416 Aug 17 05:18:05 PM PDT 24 Aug 17 05:19:04 PM PDT 24 929917318 ps
T342 /workspace/coverage/default/24.sram_ctrl_alert_test.3765623159 Aug 17 05:15:49 PM PDT 24 Aug 17 05:15:50 PM PDT 24 22737940 ps
T343 /workspace/coverage/default/11.sram_ctrl_max_throughput.205013456 Aug 17 05:11:51 PM PDT 24 Aug 17 05:12:38 PM PDT 24 215209432 ps
T344 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.3243507128 Aug 17 05:10:07 PM PDT 24 Aug 17 05:14:32 PM PDT 24 5575673072 ps
T345 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.3072248785 Aug 17 05:20:38 PM PDT 24 Aug 17 05:20:49 PM PDT 24 276716209 ps
T346 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.327092874 Aug 17 05:16:12 PM PDT 24 Aug 17 05:24:52 PM PDT 24 37652808795 ps
T347 /workspace/coverage/default/44.sram_ctrl_multiple_keys.2761100185 Aug 17 05:20:48 PM PDT 24 Aug 17 05:23:06 PM PDT 24 7821011290 ps
T348 /workspace/coverage/default/0.sram_ctrl_max_throughput.4250141452 Aug 17 05:09:57 PM PDT 24 Aug 17 05:11:37 PM PDT 24 779084840 ps
T349 /workspace/coverage/default/4.sram_ctrl_lc_escalation.4183387225 Aug 17 05:10:18 PM PDT 24 Aug 17 05:10:26 PM PDT 24 1709137250 ps
T350 /workspace/coverage/default/14.sram_ctrl_partial_access.3155653352 Aug 17 05:12:32 PM PDT 24 Aug 17 05:13:11 PM PDT 24 863998260 ps
T351 /workspace/coverage/default/10.sram_ctrl_mem_partial_access.1849403064 Aug 17 05:11:56 PM PDT 24 Aug 17 05:12:00 PM PDT 24 348011065 ps
T352 /workspace/coverage/default/2.sram_ctrl_executable.2683021691 Aug 17 05:10:10 PM PDT 24 Aug 17 05:17:42 PM PDT 24 5201161711 ps
T353 /workspace/coverage/default/11.sram_ctrl_lc_escalation.595036878 Aug 17 05:11:53 PM PDT 24 Aug 17 05:11:58 PM PDT 24 1037319859 ps
T354 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.766549617 Aug 17 05:18:05 PM PDT 24 Aug 17 05:23:03 PM PDT 24 8299579211 ps
T355 /workspace/coverage/default/6.sram_ctrl_multiple_keys.2022806246 Aug 17 05:10:44 PM PDT 24 Aug 17 05:14:59 PM PDT 24 25761637857 ps
T356 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.2221382453 Aug 17 05:10:02 PM PDT 24 Aug 17 05:13:35 PM PDT 24 9272881123 ps
T113 /workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.2871453612 Aug 17 05:16:35 PM PDT 24 Aug 17 05:19:30 PM PDT 24 2166698910 ps
T357 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.2256707621 Aug 17 05:16:59 PM PDT 24 Aug 17 05:21:50 PM PDT 24 41301296863 ps
T358 /workspace/coverage/default/32.sram_ctrl_max_throughput.260466409 Aug 17 05:17:54 PM PDT 24 Aug 17 05:20:04 PM PDT 24 140585776 ps
T359 /workspace/coverage/default/48.sram_ctrl_alert_test.3363614705 Aug 17 05:21:55 PM PDT 24 Aug 17 05:21:56 PM PDT 24 20215476 ps
T360 /workspace/coverage/default/12.sram_ctrl_lc_escalation.4188219568 Aug 17 05:12:07 PM PDT 24 Aug 17 05:12:14 PM PDT 24 1055302767 ps
T361 /workspace/coverage/default/14.sram_ctrl_access_during_key_req.1235968918 Aug 17 05:12:39 PM PDT 24 Aug 17 05:23:22 PM PDT 24 10141323529 ps
T362 /workspace/coverage/default/47.sram_ctrl_alert_test.1872259684 Aug 17 05:21:38 PM PDT 24 Aug 17 05:21:38 PM PDT 24 36398479 ps
T363 /workspace/coverage/default/30.sram_ctrl_multiple_keys.941441719 Aug 17 05:17:17 PM PDT 24 Aug 17 05:18:30 PM PDT 24 4412526735 ps
T364 /workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.2002061044 Aug 17 05:12:06 PM PDT 24 Aug 17 05:18:51 PM PDT 24 4804698623 ps
T365 /workspace/coverage/default/7.sram_ctrl_alert_test.306539686 Aug 17 05:11:08 PM PDT 24 Aug 17 05:11:09 PM PDT 24 17181569 ps
T366 /workspace/coverage/default/2.sram_ctrl_mem_walk.3486933996 Aug 17 05:10:14 PM PDT 24 Aug 17 05:10:18 PM PDT 24 148285837 ps
T367 /workspace/coverage/default/37.sram_ctrl_access_during_key_req.2552250159 Aug 17 05:19:18 PM PDT 24 Aug 17 05:31:57 PM PDT 24 4353810190 ps
T368 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.2886073318 Aug 17 05:17:49 PM PDT 24 Aug 17 05:17:52 PM PDT 24 390216655 ps
T369 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.1771330246 Aug 17 05:14:17 PM PDT 24 Aug 17 05:20:07 PM PDT 24 19401250667 ps
T370 /workspace/coverage/default/20.sram_ctrl_lc_escalation.4024037417 Aug 17 05:14:24 PM PDT 24 Aug 17 05:14:27 PM PDT 24 408388761 ps
T371 /workspace/coverage/default/38.sram_ctrl_smoke.1904377534 Aug 17 05:19:28 PM PDT 24 Aug 17 05:19:46 PM PDT 24 1477267153 ps
T372 /workspace/coverage/default/11.sram_ctrl_bijection.1067811328 Aug 17 05:11:50 PM PDT 24 Aug 17 05:12:23 PM PDT 24 1177105285 ps
T373 /workspace/coverage/default/3.sram_ctrl_regwen.2241561090 Aug 17 05:10:19 PM PDT 24 Aug 17 05:30:13 PM PDT 24 6036336772 ps
T15 /workspace/coverage/default/0.sram_ctrl_sec_cm.3393074302 Aug 17 05:10:00 PM PDT 24 Aug 17 05:10:03 PM PDT 24 282826310 ps
T374 /workspace/coverage/default/17.sram_ctrl_alert_test.1175388363 Aug 17 05:13:40 PM PDT 24 Aug 17 05:13:40 PM PDT 24 78119289 ps
T375 /workspace/coverage/default/29.sram_ctrl_multiple_keys.3036154613 Aug 17 05:17:00 PM PDT 24 Aug 17 05:27:49 PM PDT 24 7722422631 ps
T376 /workspace/coverage/default/16.sram_ctrl_max_throughput.267697998 Aug 17 05:13:12 PM PDT 24 Aug 17 05:13:17 PM PDT 24 368951734 ps
T377 /workspace/coverage/default/13.sram_ctrl_mem_walk.449393880 Aug 17 05:12:23 PM PDT 24 Aug 17 05:12:30 PM PDT 24 1926625495 ps
T378 /workspace/coverage/default/29.sram_ctrl_lc_escalation.3164509370 Aug 17 05:17:08 PM PDT 24 Aug 17 05:17:14 PM PDT 24 825993332 ps
T379 /workspace/coverage/default/44.sram_ctrl_smoke.131022476 Aug 17 05:20:46 PM PDT 24 Aug 17 05:20:51 PM PDT 24 460754431 ps
T380 /workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.3402754897 Aug 17 05:10:27 PM PDT 24 Aug 17 05:10:34 PM PDT 24 679430534 ps
T381 /workspace/coverage/default/5.sram_ctrl_lc_escalation.3575725210 Aug 17 05:10:35 PM PDT 24 Aug 17 05:10:44 PM PDT 24 601287081 ps
T382 /workspace/coverage/default/23.sram_ctrl_max_throughput.879085780 Aug 17 05:15:12 PM PDT 24 Aug 17 05:15:16 PM PDT 24 49150691 ps
T383 /workspace/coverage/default/3.sram_ctrl_smoke.2324647654 Aug 17 05:10:14 PM PDT 24 Aug 17 05:10:28 PM PDT 24 1012412206 ps
T384 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.136650023 Aug 17 05:11:26 PM PDT 24 Aug 17 05:11:32 PM PDT 24 330250928 ps
T385 /workspace/coverage/default/29.sram_ctrl_smoke.2652183418 Aug 17 05:16:59 PM PDT 24 Aug 17 05:17:04 PM PDT 24 142030593 ps
T386 /workspace/coverage/default/24.sram_ctrl_executable.605049425 Aug 17 05:15:41 PM PDT 24 Aug 17 05:18:44 PM PDT 24 747494805 ps
T387 /workspace/coverage/default/37.sram_ctrl_stress_pipeline.1326294004 Aug 17 05:19:17 PM PDT 24 Aug 17 05:23:44 PM PDT 24 3036912024 ps
T388 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.1390465009 Aug 17 05:10:59 PM PDT 24 Aug 17 05:19:09 PM PDT 24 13524082463 ps
T389 /workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.2316609612 Aug 17 05:22:06 PM PDT 24 Aug 17 05:22:35 PM PDT 24 1829877582 ps
T390 /workspace/coverage/default/7.sram_ctrl_regwen.309692413 Aug 17 05:11:00 PM PDT 24 Aug 17 05:13:41 PM PDT 24 1186328591 ps
T391 /workspace/coverage/default/1.sram_ctrl_lc_escalation.2502034478 Aug 17 05:10:00 PM PDT 24 Aug 17 05:10:09 PM PDT 24 7149787738 ps
T392 /workspace/coverage/default/20.sram_ctrl_multiple_keys.3648305210 Aug 17 05:14:16 PM PDT 24 Aug 17 05:19:22 PM PDT 24 2249425932 ps
T393 /workspace/coverage/default/4.sram_ctrl_alert_test.3730653347 Aug 17 05:10:28 PM PDT 24 Aug 17 05:10:29 PM PDT 24 13089791 ps
T394 /workspace/coverage/default/27.sram_ctrl_stress_all.3445939292 Aug 17 05:16:37 PM PDT 24 Aug 17 06:03:13 PM PDT 24 504221255190 ps
T395 /workspace/coverage/default/2.sram_ctrl_access_during_key_req.4046244422 Aug 17 05:10:07 PM PDT 24 Aug 17 05:25:02 PM PDT 24 15203639325 ps
T396 /workspace/coverage/default/18.sram_ctrl_mem_walk.1770494354 Aug 17 05:13:54 PM PDT 24 Aug 17 05:14:00 PM PDT 24 240823964 ps
T397 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.3488581286 Aug 17 05:10:23 PM PDT 24 Aug 17 05:14:03 PM PDT 24 9736240062 ps
T398 /workspace/coverage/default/1.sram_ctrl_partial_access.3377862469 Aug 17 05:10:01 PM PDT 24 Aug 17 05:10:17 PM PDT 24 3977040639 ps
T399 /workspace/coverage/default/45.sram_ctrl_smoke.3695375825 Aug 17 05:21:05 PM PDT 24 Aug 17 05:21:18 PM PDT 24 695366893 ps
T400 /workspace/coverage/default/14.sram_ctrl_executable.1196853540 Aug 17 05:12:38 PM PDT 24 Aug 17 05:18:55 PM PDT 24 5509050552 ps
T401 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.3420947523 Aug 17 05:18:20 PM PDT 24 Aug 17 05:18:24 PM PDT 24 1584219647 ps
T402 /workspace/coverage/default/21.sram_ctrl_executable.4051897492 Aug 17 05:14:40 PM PDT 24 Aug 17 05:21:00 PM PDT 24 1471575925 ps
T403 /workspace/coverage/default/37.sram_ctrl_bijection.3674220385 Aug 17 05:19:17 PM PDT 24 Aug 17 05:20:35 PM PDT 24 14470765197 ps
T404 /workspace/coverage/default/47.sram_ctrl_multiple_keys.1578654244 Aug 17 05:21:31 PM PDT 24 Aug 17 05:27:31 PM PDT 24 17121461066 ps
T405 /workspace/coverage/default/35.sram_ctrl_access_during_key_req.3291317858 Aug 17 05:18:44 PM PDT 24 Aug 17 05:23:35 PM PDT 24 445915059 ps
T406 /workspace/coverage/default/1.sram_ctrl_stress_all.2257497400 Aug 17 05:10:07 PM PDT 24 Aug 17 05:22:39 PM PDT 24 124662135409 ps
T407 /workspace/coverage/default/1.sram_ctrl_smoke.462775633 Aug 17 05:09:58 PM PDT 24 Aug 17 05:10:07 PM PDT 24 610470659 ps
T408 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.1002386879 Aug 17 05:12:08 PM PDT 24 Aug 17 05:17:12 PM PDT 24 32987395236 ps
T409 /workspace/coverage/default/36.sram_ctrl_lc_escalation.2984446017 Aug 17 05:19:03 PM PDT 24 Aug 17 05:19:04 PM PDT 24 321947825 ps
T410 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.1399007058 Aug 17 05:15:47 PM PDT 24 Aug 17 05:20:56 PM PDT 24 8359248500 ps
T411 /workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.2359685381 Aug 17 05:12:27 PM PDT 24 Aug 17 05:12:49 PM PDT 24 351724011 ps
T412 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.223708517 Aug 17 05:19:59 PM PDT 24 Aug 17 05:22:06 PM PDT 24 151341620 ps
T413 /workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.3241545117 Aug 17 05:13:23 PM PDT 24 Aug 17 05:16:13 PM PDT 24 1114337343 ps
T414 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.2365174775 Aug 17 05:12:50 PM PDT 24 Aug 17 05:15:06 PM PDT 24 2816137371 ps
T415 /workspace/coverage/default/4.sram_ctrl_mem_walk.2260867396 Aug 17 05:10:28 PM PDT 24 Aug 17 05:10:38 PM PDT 24 176162287 ps
T416 /workspace/coverage/default/12.sram_ctrl_mem_walk.1329361687 Aug 17 05:12:08 PM PDT 24 Aug 17 05:12:17 PM PDT 24 556272064 ps
T417 /workspace/coverage/default/44.sram_ctrl_mem_walk.3568461332 Aug 17 05:20:59 PM PDT 24 Aug 17 05:21:05 PM PDT 24 931169853 ps
T418 /workspace/coverage/default/1.sram_ctrl_bijection.3756137687 Aug 17 05:10:00 PM PDT 24 Aug 17 05:10:35 PM PDT 24 1035054167 ps
T419 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.4172223616 Aug 17 05:11:20 PM PDT 24 Aug 17 05:13:38 PM PDT 24 15342395402 ps
T420 /workspace/coverage/default/21.sram_ctrl_stress_all.1354197365 Aug 17 05:14:48 PM PDT 24 Aug 17 06:17:05 PM PDT 24 68524734085 ps
T421 /workspace/coverage/default/34.sram_ctrl_lc_escalation.4261345308 Aug 17 05:18:30 PM PDT 24 Aug 17 05:18:34 PM PDT 24 896233434 ps
T422 /workspace/coverage/default/14.sram_ctrl_lc_escalation.1704578950 Aug 17 05:12:37 PM PDT 24 Aug 17 05:12:44 PM PDT 24 399460807 ps
T423 /workspace/coverage/default/32.sram_ctrl_multiple_keys.1277753603 Aug 17 05:17:49 PM PDT 24 Aug 17 05:30:49 PM PDT 24 35445241389 ps
T424 /workspace/coverage/default/31.sram_ctrl_bijection.3015836641 Aug 17 05:17:30 PM PDT 24 Aug 17 05:18:17 PM PDT 24 31866327737 ps
T425 /workspace/coverage/default/15.sram_ctrl_max_throughput.2652624378 Aug 17 05:12:56 PM PDT 24 Aug 17 05:15:12 PM PDT 24 520812908 ps
T426 /workspace/coverage/default/37.sram_ctrl_stress_all.1013714952 Aug 17 05:19:28 PM PDT 24 Aug 17 06:25:01 PM PDT 24 92922810799 ps
T427 /workspace/coverage/default/18.sram_ctrl_alert_test.3378860845 Aug 17 05:13:50 PM PDT 24 Aug 17 05:13:51 PM PDT 24 33798786 ps
T428 /workspace/coverage/default/47.sram_ctrl_mem_partial_access.972045694 Aug 17 05:21:37 PM PDT 24 Aug 17 05:21:43 PM PDT 24 625970767 ps
T429 /workspace/coverage/default/48.sram_ctrl_ram_cfg.2169003254 Aug 17 05:21:56 PM PDT 24 Aug 17 05:21:57 PM PDT 24 31457504 ps
T430 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.126387942 Aug 17 05:19:18 PM PDT 24 Aug 17 05:19:20 PM PDT 24 46705371 ps
T431 /workspace/coverage/default/48.sram_ctrl_smoke.4189180757 Aug 17 05:21:35 PM PDT 24 Aug 17 05:23:05 PM PDT 24 414595778 ps
T432 /workspace/coverage/default/37.sram_ctrl_lc_escalation.295970459 Aug 17 05:19:19 PM PDT 24 Aug 17 05:19:21 PM PDT 24 399598247 ps
T433 /workspace/coverage/default/21.sram_ctrl_lc_escalation.2885574357 Aug 17 05:14:41 PM PDT 24 Aug 17 05:14:46 PM PDT 24 379783373 ps
T434 /workspace/coverage/default/26.sram_ctrl_stress_all.2061921041 Aug 17 05:16:20 PM PDT 24 Aug 17 06:05:43 PM PDT 24 47496476206 ps
T435 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.2940690671 Aug 17 05:19:52 PM PDT 24 Aug 17 05:19:58 PM PDT 24 678966926 ps
T436 /workspace/coverage/default/45.sram_ctrl_mem_walk.2230909337 Aug 17 05:21:15 PM PDT 24 Aug 17 05:21:21 PM PDT 24 1505707644 ps
T437 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.3427594532 Aug 17 05:21:28 PM PDT 24 Aug 17 05:21:39 PM PDT 24 149141077 ps
T438 /workspace/coverage/default/36.sram_ctrl_ram_cfg.3987440243 Aug 17 05:19:01 PM PDT 24 Aug 17 05:19:02 PM PDT 24 98097250 ps
T439 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.1931492403 Aug 17 05:10:00 PM PDT 24 Aug 17 05:10:37 PM PDT 24 1109508371 ps
T440 /workspace/coverage/default/46.sram_ctrl_ram_cfg.2050083458 Aug 17 05:21:24 PM PDT 24 Aug 17 05:21:25 PM PDT 24 30044700 ps
T441 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.929782981 Aug 17 05:13:38 PM PDT 24 Aug 17 05:13:40 PM PDT 24 77960938 ps
T442 /workspace/coverage/default/24.sram_ctrl_bijection.2926006661 Aug 17 05:15:31 PM PDT 24 Aug 17 05:16:51 PM PDT 24 16858422566 ps
T443 /workspace/coverage/default/12.sram_ctrl_partial_access_b2b.1470775959 Aug 17 05:12:09 PM PDT 24 Aug 17 05:15:58 PM PDT 24 9008197448 ps
T444 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.1284509605 Aug 17 05:19:05 PM PDT 24 Aug 17 05:33:01 PM PDT 24 13136070255 ps
T445 /workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.488568449 Aug 17 05:12:08 PM PDT 24 Aug 17 05:12:44 PM PDT 24 109634284 ps
T446 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.4184664961 Aug 17 05:17:53 PM PDT 24 Aug 17 05:18:49 PM PDT 24 852914662 ps
T447 /workspace/coverage/default/41.sram_ctrl_multiple_keys.3005441629 Aug 17 05:20:09 PM PDT 24 Aug 17 05:35:08 PM PDT 24 47849294670 ps
T448 /workspace/coverage/default/27.sram_ctrl_regwen.1609428200 Aug 17 05:16:35 PM PDT 24 Aug 17 05:32:08 PM PDT 24 2175121126 ps
T449 /workspace/coverage/default/17.sram_ctrl_max_throughput.1720963076 Aug 17 05:13:28 PM PDT 24 Aug 17 05:15:41 PM PDT 24 285883977 ps
T450 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.1353414696 Aug 17 05:14:41 PM PDT 24 Aug 17 05:27:19 PM PDT 24 1517048025 ps
T451 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.742371918 Aug 17 05:18:56 PM PDT 24 Aug 17 05:20:40 PM PDT 24 905379641 ps
T452 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.3642101768 Aug 17 05:10:45 PM PDT 24 Aug 17 05:13:58 PM PDT 24 28068583002 ps
T453 /workspace/coverage/default/28.sram_ctrl_regwen.2350950140 Aug 17 05:16:55 PM PDT 24 Aug 17 05:34:28 PM PDT 24 3623015841 ps
T454 /workspace/coverage/default/9.sram_ctrl_ram_cfg.735159133 Aug 17 05:11:27 PM PDT 24 Aug 17 05:11:27 PM PDT 24 31043411 ps
T455 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.522181062 Aug 17 05:13:44 PM PDT 24 Aug 17 05:14:05 PM PDT 24 156082237 ps
T456 /workspace/coverage/default/30.sram_ctrl_executable.4218321423 Aug 17 05:17:24 PM PDT 24 Aug 17 05:40:29 PM PDT 24 25945761827 ps
T457 /workspace/coverage/default/9.sram_ctrl_bijection.475047946 Aug 17 05:11:19 PM PDT 24 Aug 17 05:11:54 PM PDT 24 2047330585 ps
T458 /workspace/coverage/default/26.sram_ctrl_mem_partial_access.1525960704 Aug 17 05:16:20 PM PDT 24 Aug 17 05:16:23 PM PDT 24 494011565 ps
T459 /workspace/coverage/default/15.sram_ctrl_mem_partial_access.2147528552 Aug 17 05:12:58 PM PDT 24 Aug 17 05:13:02 PM PDT 24 821604608 ps
T460 /workspace/coverage/default/2.sram_ctrl_regwen.2342137219 Aug 17 05:10:10 PM PDT 24 Aug 17 05:16:53 PM PDT 24 8051727449 ps
T461 /workspace/coverage/default/17.sram_ctrl_partial_access.3039271064 Aug 17 05:13:30 PM PDT 24 Aug 17 05:13:32 PM PDT 24 111913261 ps
T462 /workspace/coverage/default/2.sram_ctrl_bijection.3678958944 Aug 17 05:10:07 PM PDT 24 Aug 17 05:10:33 PM PDT 24 405611223 ps
T463 /workspace/coverage/default/46.sram_ctrl_bijection.577832277 Aug 17 05:21:22 PM PDT 24 Aug 17 05:21:51 PM PDT 24 1346816617 ps
T464 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.119709124 Aug 17 05:11:28 PM PDT 24 Aug 17 05:19:56 PM PDT 24 17762196945 ps
T465 /workspace/coverage/default/6.sram_ctrl_ram_cfg.3495146208 Aug 17 05:10:52 PM PDT 24 Aug 17 05:10:53 PM PDT 24 75374615 ps
T466 /workspace/coverage/default/21.sram_ctrl_regwen.1761356074 Aug 17 05:14:39 PM PDT 24 Aug 17 05:19:16 PM PDT 24 3026538477 ps
T467 /workspace/coverage/default/40.sram_ctrl_smoke.3576642618 Aug 17 05:19:54 PM PDT 24 Aug 17 05:19:56 PM PDT 24 98736457 ps
T468 /workspace/coverage/default/10.sram_ctrl_regwen.1868587260 Aug 17 05:11:55 PM PDT 24 Aug 17 05:38:26 PM PDT 24 37390935020 ps
T469 /workspace/coverage/default/27.sram_ctrl_smoke.1530705307 Aug 17 05:16:21 PM PDT 24 Aug 17 05:16:58 PM PDT 24 2211129142 ps
T470 /workspace/coverage/default/11.sram_ctrl_regwen.631889225 Aug 17 05:12:07 PM PDT 24 Aug 17 05:30:27 PM PDT 24 9684348767 ps
T471 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.3866894736 Aug 17 05:12:48 PM PDT 24 Aug 17 05:12:53 PM PDT 24 103173383 ps
T472 /workspace/coverage/default/24.sram_ctrl_mem_partial_access.1409400181 Aug 17 05:15:42 PM PDT 24 Aug 17 05:15:46 PM PDT 24 219125912 ps
T473 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.1853111330 Aug 17 05:21:45 PM PDT 24 Aug 17 05:24:17 PM PDT 24 23896507668 ps
T474 /workspace/coverage/default/49.sram_ctrl_ram_cfg.1574241211 Aug 17 05:22:02 PM PDT 24 Aug 17 05:22:03 PM PDT 24 28090782 ps
T475 /workspace/coverage/default/35.sram_ctrl_multiple_keys.2147946744 Aug 17 05:18:39 PM PDT 24 Aug 17 05:26:20 PM PDT 24 34635348702 ps
T476 /workspace/coverage/default/24.sram_ctrl_partial_access.588945624 Aug 17 05:15:31 PM PDT 24 Aug 17 05:15:48 PM PDT 24 291852704 ps
T477 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.183675091 Aug 17 05:20:58 PM PDT 24 Aug 17 05:21:42 PM PDT 24 119894549 ps
T478 /workspace/coverage/default/35.sram_ctrl_executable.2246444831 Aug 17 05:18:45 PM PDT 24 Aug 17 05:30:59 PM PDT 24 59889083837 ps
T479 /workspace/coverage/default/27.sram_ctrl_partial_access.3888285033 Aug 17 05:16:29 PM PDT 24 Aug 17 05:16:43 PM PDT 24 2997552336 ps
T480 /workspace/coverage/default/34.sram_ctrl_bijection.1139777835 Aug 17 05:18:20 PM PDT 24 Aug 17 05:19:14 PM PDT 24 901552854 ps
T481 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.3637776047 Aug 17 05:18:12 PM PDT 24 Aug 17 05:18:25 PM PDT 24 77948999 ps
T482 /workspace/coverage/default/16.sram_ctrl_ram_cfg.4246136326 Aug 17 05:13:23 PM PDT 24 Aug 17 05:13:24 PM PDT 24 92452338 ps
T483 /workspace/coverage/default/29.sram_ctrl_mem_walk.4004436504 Aug 17 05:17:09 PM PDT 24 Aug 17 05:17:19 PM PDT 24 571288646 ps
T484 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.3144653597 Aug 17 05:19:29 PM PDT 24 Aug 17 05:19:33 PM PDT 24 428355144 ps
T485 /workspace/coverage/default/24.sram_ctrl_regwen.2952203693 Aug 17 05:15:41 PM PDT 24 Aug 17 05:28:41 PM PDT 24 10251120135 ps
T486 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.2722548343 Aug 17 05:20:06 PM PDT 24 Aug 17 05:28:23 PM PDT 24 1976349005 ps
T487 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.1628451602 Aug 17 05:20:04 PM PDT 24 Aug 17 05:27:15 PM PDT 24 7527703304 ps
T488 /workspace/coverage/default/31.sram_ctrl_alert_test.2184223221 Aug 17 05:17:50 PM PDT 24 Aug 17 05:17:51 PM PDT 24 22852821 ps
T489 /workspace/coverage/default/8.sram_ctrl_executable.1187015049 Aug 17 05:11:18 PM PDT 24 Aug 17 05:32:21 PM PDT 24 35216640141 ps
T490 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.456079489 Aug 17 05:10:57 PM PDT 24 Aug 17 05:12:18 PM PDT 24 2323258261 ps
T491 /workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.2817522525 Aug 17 05:20:00 PM PDT 24 Aug 17 05:21:22 PM PDT 24 2425174250 ps
T492 /workspace/coverage/default/32.sram_ctrl_mem_walk.1195746985 Aug 17 05:17:57 PM PDT 24 Aug 17 05:18:08 PM PDT 24 442056625 ps
T493 /workspace/coverage/default/33.sram_ctrl_stress_pipeline.4142801717 Aug 17 05:18:06 PM PDT 24 Aug 17 05:21:36 PM PDT 24 4428009865 ps
T494 /workspace/coverage/default/45.sram_ctrl_alert_test.2485200904 Aug 17 05:21:12 PM PDT 24 Aug 17 05:21:13 PM PDT 24 43443172 ps
T495 /workspace/coverage/default/44.sram_ctrl_lc_escalation.2237757226 Aug 17 05:20:57 PM PDT 24 Aug 17 05:21:05 PM PDT 24 1998853099 ps
T496 /workspace/coverage/default/10.sram_ctrl_multiple_keys.2716750451 Aug 17 05:11:34 PM PDT 24 Aug 17 05:13:23 PM PDT 24 11688061496 ps
T497 /workspace/coverage/default/46.sram_ctrl_stress_all.948407784 Aug 17 05:21:31 PM PDT 24 Aug 17 06:15:38 PM PDT 24 153806935155 ps
T498 /workspace/coverage/default/40.sram_ctrl_lc_escalation.3454567966 Aug 17 05:20:04 PM PDT 24 Aug 17 05:20:10 PM PDT 24 2456629491 ps
T499 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.2815914316 Aug 17 05:20:58 PM PDT 24 Aug 17 05:24:13 PM PDT 24 5415627145 ps
T500 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.2861650452 Aug 17 05:15:30 PM PDT 24 Aug 17 05:17:36 PM PDT 24 155574977 ps
T501 /workspace/coverage/default/10.sram_ctrl_executable.77955972 Aug 17 05:11:56 PM PDT 24 Aug 17 05:23:43 PM PDT 24 172850178964 ps
T502 /workspace/coverage/default/35.sram_ctrl_regwen.23336980 Aug 17 05:18:43 PM PDT 24 Aug 17 05:30:05 PM PDT 24 9180482024 ps
T503 /workspace/coverage/default/0.sram_ctrl_access_during_key_req.3245446509 Aug 17 05:09:59 PM PDT 24 Aug 17 05:15:19 PM PDT 24 12305464109 ps
T504 /workspace/coverage/default/11.sram_ctrl_multiple_keys.1357996317 Aug 17 05:11:51 PM PDT 24 Aug 17 05:16:43 PM PDT 24 10138446781 ps
T505 /workspace/coverage/default/19.sram_ctrl_lc_escalation.3840686035 Aug 17 05:14:01 PM PDT 24 Aug 17 05:14:08 PM PDT 24 4030886881 ps
T114 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.2764859025 Aug 17 05:20:14 PM PDT 24 Aug 17 05:20:27 PM PDT 24 711811900 ps
T506 /workspace/coverage/default/33.sram_ctrl_partial_access.958412298 Aug 17 05:18:09 PM PDT 24 Aug 17 05:18:26 PM PDT 24 611244634 ps
T507 /workspace/coverage/default/36.sram_ctrl_mem_partial_access.3229426474 Aug 17 05:19:01 PM PDT 24 Aug 17 05:19:06 PM PDT 24 169728084 ps
T508 /workspace/coverage/default/48.sram_ctrl_stress_all.4209682087 Aug 17 05:21:55 PM PDT 24 Aug 17 06:38:30 PM PDT 24 43592413665 ps
T509 /workspace/coverage/default/5.sram_ctrl_stress_pipeline.2509343413 Aug 17 05:10:35 PM PDT 24 Aug 17 05:15:02 PM PDT 24 10625178265 ps
T16 /workspace/coverage/default/4.sram_ctrl_sec_cm.640482578 Aug 17 05:10:30 PM PDT 24 Aug 17 05:10:33 PM PDT 24 355394995 ps
T510 /workspace/coverage/default/27.sram_ctrl_access_during_key_req.2427149060 Aug 17 05:16:37 PM PDT 24 Aug 17 05:17:27 PM PDT 24 7434990086 ps
T511 /workspace/coverage/default/1.sram_ctrl_regwen.2809483677 Aug 17 05:10:03 PM PDT 24 Aug 17 05:40:48 PM PDT 24 3709306915 ps
T512 /workspace/coverage/default/37.sram_ctrl_multiple_keys.2666218382 Aug 17 05:19:19 PM PDT 24 Aug 17 05:24:33 PM PDT 24 7233714003 ps
T513 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.3936415698 Aug 17 05:21:55 PM PDT 24 Aug 17 05:22:00 PM PDT 24 90640763 ps
T514 /workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.1154568822 Aug 17 05:14:52 PM PDT 24 Aug 17 05:15:15 PM PDT 24 986233843 ps
T515 /workspace/coverage/default/0.sram_ctrl_partial_access.321402043 Aug 17 05:09:56 PM PDT 24 Aug 17 05:10:04 PM PDT 24 587230690 ps
T516 /workspace/coverage/default/4.sram_ctrl_partial_access.640723552 Aug 17 05:10:18 PM PDT 24 Aug 17 05:10:37 PM PDT 24 4463244029 ps
T517 /workspace/coverage/default/9.sram_ctrl_stress_all.3951941467 Aug 17 05:11:26 PM PDT 24 Aug 17 05:33:06 PM PDT 24 20078797960 ps
T518 /workspace/coverage/default/5.sram_ctrl_max_throughput.2040614039 Aug 17 05:10:37 PM PDT 24 Aug 17 05:10:42 PM PDT 24 100360224 ps
T519 /workspace/coverage/default/25.sram_ctrl_multiple_keys.129835812 Aug 17 05:15:49 PM PDT 24 Aug 17 05:16:05 PM PDT 24 3483443592 ps
T520 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.1224729487 Aug 17 05:14:17 PM PDT 24 Aug 17 05:20:51 PM PDT 24 21255136635 ps
T521 /workspace/coverage/default/10.sram_ctrl_stress_all.428712212 Aug 17 05:11:56 PM PDT 24 Aug 17 06:11:23 PM PDT 24 37569748260 ps
T522 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.4217408661 Aug 17 05:17:15 PM PDT 24 Aug 17 05:19:11 PM PDT 24 1245493784 ps
T523 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.3667050097 Aug 17 05:10:10 PM PDT 24 Aug 17 05:10:13 PM PDT 24 105342834 ps
T524 /workspace/coverage/default/6.sram_ctrl_access_during_key_req.2980319846 Aug 17 05:10:51 PM PDT 24 Aug 17 05:25:37 PM PDT 24 2300841445 ps
T525 /workspace/coverage/default/17.sram_ctrl_lc_escalation.2456541018 Aug 17 05:13:36 PM PDT 24 Aug 17 05:13:41 PM PDT 24 352290301 ps
T526 /workspace/coverage/default/41.sram_ctrl_bijection.1853764347 Aug 17 05:20:07 PM PDT 24 Aug 17 05:21:01 PM PDT 24 1586891647 ps
T527 /workspace/coverage/default/3.sram_ctrl_alert_test.2194108731 Aug 17 05:10:23 PM PDT 24 Aug 17 05:10:24 PM PDT 24 18294339 ps
T528 /workspace/coverage/default/20.sram_ctrl_ram_cfg.2878429151 Aug 17 05:14:26 PM PDT 24 Aug 17 05:14:26 PM PDT 24 79037355 ps
T529 /workspace/coverage/default/32.sram_ctrl_stress_all.1069718220 Aug 17 05:18:06 PM PDT 24 Aug 17 05:39:36 PM PDT 24 4123343884 ps
T530 /workspace/coverage/default/31.sram_ctrl_access_during_key_req.840134768 Aug 17 05:17:41 PM PDT 24 Aug 17 05:26:00 PM PDT 24 4529674866 ps
T531 /workspace/coverage/default/26.sram_ctrl_max_throughput.2801977860 Aug 17 05:16:13 PM PDT 24 Aug 17 05:17:05 PM PDT 24 195243424 ps
T115 /workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.3226865439 Aug 17 05:15:56 PM PDT 24 Aug 17 05:16:32 PM PDT 24 895984398 ps
T532 /workspace/coverage/default/30.sram_ctrl_partial_access.3572404073 Aug 17 05:17:28 PM PDT 24 Aug 17 05:17:59 PM PDT 24 522972486 ps
T533 /workspace/coverage/default/18.sram_ctrl_ram_cfg.3817790775 Aug 17 05:13:53 PM PDT 24 Aug 17 05:13:54 PM PDT 24 304504543 ps
T534 /workspace/coverage/default/22.sram_ctrl_stress_all.2412896372 Aug 17 05:15:10 PM PDT 24 Aug 17 06:07:48 PM PDT 24 211912287586 ps
T535 /workspace/coverage/default/28.sram_ctrl_max_throughput.2916456693 Aug 17 05:16:44 PM PDT 24 Aug 17 05:17:24 PM PDT 24 355490305 ps
T536 /workspace/coverage/default/41.sram_ctrl_max_throughput.3230676765 Aug 17 05:20:08 PM PDT 24 Aug 17 05:20:12 PM PDT 24 54534603 ps
T537 /workspace/coverage/default/6.sram_ctrl_alert_test.2222581998 Aug 17 05:11:01 PM PDT 24 Aug 17 05:11:02 PM PDT 24 13106080 ps
T538 /workspace/coverage/default/40.sram_ctrl_regwen.1633031719 Aug 17 05:20:00 PM PDT 24 Aug 17 05:29:06 PM PDT 24 24088397882 ps
T539 /workspace/coverage/default/49.sram_ctrl_mem_walk.1018450137 Aug 17 05:22:02 PM PDT 24 Aug 17 05:22:07 PM PDT 24 366726409 ps
T540 /workspace/coverage/default/3.sram_ctrl_lc_escalation.676965064 Aug 17 05:10:14 PM PDT 24 Aug 17 05:10:20 PM PDT 24 1551106517 ps
T541 /workspace/coverage/default/9.sram_ctrl_partial_access.1593151102 Aug 17 05:11:19 PM PDT 24 Aug 17 05:11:30 PM PDT 24 886759869 ps
T542 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.995106065 Aug 17 05:11:34 PM PDT 24 Aug 17 05:14:18 PM PDT 24 7567873184 ps
T543 /workspace/coverage/default/31.sram_ctrl_executable.955918297 Aug 17 05:17:42 PM PDT 24 Aug 17 05:35:53 PM PDT 24 15293846158 ps
T544 /workspace/coverage/default/16.sram_ctrl_regwen.3113852829 Aug 17 05:13:19 PM PDT 24 Aug 17 05:34:47 PM PDT 24 61056897463 ps
T545 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.3234129364 Aug 17 05:22:09 PM PDT 24 Aug 17 05:35:47 PM PDT 24 3258531627 ps
T546 /workspace/coverage/default/46.sram_ctrl_partial_access_b2b.3879294987 Aug 17 05:21:23 PM PDT 24 Aug 17 05:24:57 PM PDT 24 49369927121 ps
T547 /workspace/coverage/default/35.sram_ctrl_lc_escalation.628074056 Aug 17 05:18:44 PM PDT 24 Aug 17 05:18:48 PM PDT 24 275461805 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%