Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
89.95 97.93 94.86 100.00 79.49 97.01 94.01 66.35


Total test records in report: 782
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html
T323 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.71104029266271915581659268501950133137412186071084525447595193698790796761174 Oct 29 12:29:16 PM PDT 23 Oct 29 12:29:21 PM PDT 23 2619740714 ps
T324 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.83232245285607522935277305379478138847316236442818331004007479640583824135651 Oct 29 12:31:08 PM PDT 23 Oct 29 12:31:13 PM PDT 23 5189470156 ps
T325 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.82372717707004730597964221143469289451071476845525872550897074626219142505388 Oct 29 12:29:08 PM PDT 23 Oct 29 12:32:15 PM PDT 23 118289458206 ps
T326 /workspace/coverage/default/43.sysrst_ctrl_stress_all.109256318486571679732322240540814924401038272164074329584043455637587328857652 Oct 29 12:30:38 PM PDT 23 Oct 29 12:32:57 PM PDT 23 87228974549 ps
T327 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.98024730101096911716962423880783431992798111441451914405874751419174266068903 Oct 29 12:30:44 PM PDT 23 Oct 29 12:30:49 PM PDT 23 2619740714 ps
T328 /workspace/coverage/default/18.sysrst_ctrl_smoke.109287721101103088025102179874078328299808204972321760305904561653326961619292 Oct 29 12:29:06 PM PDT 23 Oct 29 12:29:10 PM PDT 23 2116887594 ps
T329 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.47918568929940094188451246879889195457230508484916953436070623260325567649390 Oct 29 12:28:28 PM PDT 23 Oct 29 12:28:34 PM PDT 23 4089103959 ps
T330 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.53130654496165732918981008429922124828403014671543415710238290340329297602163 Oct 29 12:29:50 PM PDT 23 Oct 29 12:29:56 PM PDT 23 5189470156 ps
T331 /workspace/coverage/default/28.sysrst_ctrl_smoke.40780058701097789232137616345040181867899630195966985125826959286867847628265 Oct 29 12:29:38 PM PDT 23 Oct 29 12:29:42 PM PDT 23 2116887594 ps
T332 /workspace/coverage/default/25.sysrst_ctrl_in_out_inverted.21297700815493571999008705029886386160174022644919688381170102386362071418831 Oct 29 12:29:21 PM PDT 23 Oct 29 12:29:27 PM PDT 23 2470384766 ps
T333 /workspace/coverage/default/24.sysrst_ctrl_stress_all.34621612340624347999583879126686495006653686268506513364900300620814568335301 Oct 29 12:29:29 PM PDT 23 Oct 29 12:31:49 PM PDT 23 87228974549 ps
T334 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.20424262643460424449042561976056333632766497767198486842636196522558464794167 Oct 29 12:28:21 PM PDT 23 Oct 29 12:28:25 PM PDT 23 2074566504 ps
T335 /workspace/coverage/default/49.sysrst_ctrl_smoke.54982031053495978357693361094891031098232197638834217517516103847324457188192 Oct 29 12:31:07 PM PDT 23 Oct 29 12:31:11 PM PDT 23 2116887594 ps
T336 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.20183665688741477261657593816655295711670148946094754098425005908150781315983 Oct 29 12:28:03 PM PDT 23 Oct 29 12:28:08 PM PDT 23 2515402263 ps
T337 /workspace/coverage/default/30.sysrst_ctrl_ec_pwr_on_rst.10145922504653963914880524008548412310406052144835951065795656411434321948862 Oct 29 12:29:44 PM PDT 23 Oct 29 12:29:52 PM PDT 23 4425119128 ps
T338 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.46417381009305509069823450669854187976967576579778886505934064729971819078822 Oct 29 12:28:05 PM PDT 23 Oct 29 12:28:10 PM PDT 23 2074566504 ps
T339 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.73774690430461656665623833485854691177265938597844463221358673596658981846377 Oct 29 12:30:16 PM PDT 23 Oct 29 12:30:23 PM PDT 23 4425119128 ps
T340 /workspace/coverage/default/47.sysrst_ctrl_combo_detect.56925822361397202892638676740623553428223953837060083430015397868167827780042 Oct 29 12:30:45 PM PDT 23 Oct 29 12:33:47 PM PDT 23 118289458206 ps
T341 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.15563110289401641471094372948087280876352555899417196613154810593064382893949 Oct 29 12:28:40 PM PDT 23 Oct 29 12:28:45 PM PDT 23 2619740714 ps
T342 /workspace/coverage/default/7.sysrst_ctrl_ultra_low_pwr.82743940916269877449232777708822000377322989803572847867476542460278763216763 Oct 29 12:28:03 PM PDT 23 Oct 29 12:28:08 PM PDT 23 5189470156 ps
T343 /workspace/coverage/default/27.sysrst_ctrl_alert_test.41153726289195918882233368276491256123469688590078300353749843053169979415092 Oct 29 12:29:41 PM PDT 23 Oct 29 12:29:45 PM PDT 23 2015424120 ps
T344 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.19839752087664226411008134289660924887633250327288594036070442853746954909423 Oct 29 12:30:33 PM PDT 23 Oct 29 12:30:41 PM PDT 23 4425119128 ps
T345 /workspace/coverage/default/30.sysrst_ctrl_edge_detect.4213588787661412923095510420313834100723379553173562550630043130282926671095 Oct 29 12:29:48 PM PDT 23 Oct 29 12:29:56 PM PDT 23 4089103959 ps
T93 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.77847530036574786307820722880897456691020504959817573134049469745300269944840 Oct 29 12:27:32 PM PDT 23 Oct 29 12:27:37 PM PDT 23 2534562824 ps
T121 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.39305658591389768661966198453206486276962533558094904209999843087328157428508 Oct 29 12:30:47 PM PDT 23 Oct 29 12:33:50 PM PDT 23 118289458206 ps
T122 /workspace/coverage/default/26.sysrst_ctrl_pin_access_test.62518067303841348851439291379401857056038725506052310345291150830986199102037 Oct 29 12:29:56 PM PDT 23 Oct 29 12:30:01 PM PDT 23 2074566504 ps
T123 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.42828100151633982901656393461319108479376562579051091939082222751819177376729 Oct 29 12:30:15 PM PDT 23 Oct 29 12:30:21 PM PDT 23 3138968703 ps
T124 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.18219810203489020008672512018305908253195662377422460117563435437776011783445 Oct 29 12:28:44 PM PDT 23 Oct 29 12:28:48 PM PDT 23 2074566504 ps
T346 /workspace/coverage/default/45.sysrst_ctrl_alert_test.69039111805196352278844761444453125124803129941742166842256139220387300753741 Oct 29 12:30:48 PM PDT 23 Oct 29 12:30:52 PM PDT 23 2015424120 ps
T347 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.15083635375707520211285158495021678795561379506784924388274599693596218510776 Oct 29 12:28:38 PM PDT 23 Oct 29 12:28:45 PM PDT 23 4089103959 ps
T152 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst.38930469266137633642886222755274929548968257507695180026958544782957959789858 Oct 29 12:29:02 PM PDT 23 Oct 29 12:29:07 PM PDT 23 2398742482 ps
T348 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.101841361397527769721555154093473160810226134701112285304725426256449418160010 Oct 29 12:29:22 PM PDT 23 Oct 29 12:29:29 PM PDT 23 4089103959 ps
T349 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.48180949549246333955604068353409626254566408881612849618822485246402784076425 Oct 29 12:28:12 PM PDT 23 Oct 29 12:28:18 PM PDT 23 2398742482 ps
T350 /workspace/coverage/default/6.sysrst_ctrl_pin_access_test.65876608871714372577349558623437722622045360299334775711920535172625622420837 Oct 29 12:28:06 PM PDT 23 Oct 29 12:28:11 PM PDT 23 2074566504 ps
T351 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.103851676010661558360858192030322039138876297055751256766963945279281508766512 Oct 29 12:30:07 PM PDT 23 Oct 29 12:30:11 PM PDT 23 2074566504 ps
T352 /workspace/coverage/default/27.sysrst_ctrl_in_out_inverted.65752937946914315446799070161288199074317142454485409877047444214493508028421 Oct 29 12:30:07 PM PDT 23 Oct 29 12:30:12 PM PDT 23 2470384766 ps
T353 /workspace/coverage/default/32.sysrst_ctrl_smoke.54756418700401103264226596392502931709658083258248070682878489460989595750011 Oct 29 12:29:52 PM PDT 23 Oct 29 12:29:57 PM PDT 23 2116887594 ps
T354 /workspace/coverage/default/32.sysrst_ctrl_stress_all.7487323803594687804926517066251119756197361977139123040278505057580179273502 Oct 29 12:30:00 PM PDT 23 Oct 29 12:32:18 PM PDT 23 87228974549 ps
T355 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.45876718392821770277353196095647236604590333654848148396101354786322338194453 Oct 29 12:29:17 PM PDT 23 Oct 29 12:29:22 PM PDT 23 2619740714 ps
T356 /workspace/coverage/default/29.sysrst_ctrl_pin_override_test.81222846760892527321168156834253860124939180918490684577564164234748129331541 Oct 29 12:29:40 PM PDT 23 Oct 29 12:29:45 PM PDT 23 2515402263 ps
T357 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.24900424940223722553974146765793791827633808000581062819425173806237842270549 Oct 29 12:29:54 PM PDT 23 Oct 29 12:30:01 PM PDT 23 4089103959 ps
T358 /workspace/coverage/default/14.sysrst_ctrl_stress_all.28095472660189174940394504276152079218242430107958606168894445628358816651220 Oct 29 12:28:37 PM PDT 23 Oct 29 12:30:54 PM PDT 23 87228974549 ps
T359 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.112567429429318226189491756773926542795987824958632792695978644023356476120131 Oct 29 12:30:37 PM PDT 23 Oct 29 12:30:42 PM PDT 23 2619740714 ps
T360 /workspace/coverage/default/38.sysrst_ctrl_smoke.10826883434786228900724390045792179585512634076245642705497617626974054782045 Oct 29 12:30:16 PM PDT 23 Oct 29 12:30:20 PM PDT 23 2116887594 ps
T361 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.51363512638945188706680474109539305988231835235442444543523132266898470204413 Oct 29 12:28:04 PM PDT 23 Oct 29 12:28:09 PM PDT 23 2619740714 ps
T362 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.83525931747955668950862833165641631516399063977270941619657796113525886134917 Oct 29 12:29:47 PM PDT 23 Oct 29 12:29:53 PM PDT 23 2074566504 ps
T363 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.10571013249088642897729413572981042383837186327606183788321605580078965743564 Oct 29 12:29:08 PM PDT 23 Oct 29 12:29:14 PM PDT 23 3138968703 ps
T364 /workspace/coverage/default/10.sysrst_ctrl_alert_test.112452976017445720033607989952447251978327691845150372056054426592027416332743 Oct 29 12:28:23 PM PDT 23 Oct 29 12:28:27 PM PDT 23 2015424120 ps
T365 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.79705076524493257625542152776035315803523063837133290935911562301764447919360 Oct 29 12:29:37 PM PDT 23 Oct 29 12:29:42 PM PDT 23 2074566504 ps
T366 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.53392895744805212257256137353504212218852020638336091157959959091505439475949 Oct 29 12:29:15 PM PDT 23 Oct 29 12:29:23 PM PDT 23 4425119128 ps
T367 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.38593702440599284163648252789521288530881919622201233977487198747579061522971 Oct 29 12:29:20 PM PDT 23 Oct 29 12:29:26 PM PDT 23 2515402263 ps
T368 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.23516110120304989204713233516372423875290162275568310698224266923856106365755 Oct 29 12:31:08 PM PDT 23 Oct 29 12:31:13 PM PDT 23 2515402263 ps
T369 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.107990395676666315893059965213893874322427407050560020036996646771237124886317 Oct 29 12:29:54 PM PDT 23 Oct 29 12:29:59 PM PDT 23 5189470156 ps
T370 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.91410241368688552233296762768056925406229443025138522751052075552594189152333 Oct 29 12:29:52 PM PDT 23 Oct 29 12:29:58 PM PDT 23 2515402263 ps
T371 /workspace/coverage/default/42.sysrst_ctrl_stress_all.13600806622432354328684582705824861364055913798908259858476271676763793148610 Oct 29 12:30:42 PM PDT 23 Oct 29 12:32:59 PM PDT 23 87228974549 ps
T141 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.69922131034804414354342370661412428572085566388169502601088681547787760535146 Oct 29 12:28:04 PM PDT 23 Oct 29 12:29:09 PM PDT 23 42018621949 ps
T372 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.45252929994073326261048518447374773072451687168358241516036617828114733330619 Oct 29 12:27:39 PM PDT 23 Oct 29 12:27:45 PM PDT 23 2470384766 ps
T373 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.44941574339067252192989645387346157898911053179042055814662306065079975715932 Oct 29 12:28:07 PM PDT 23 Oct 29 12:28:16 PM PDT 23 5189470156 ps
T374 /workspace/coverage/default/40.sysrst_ctrl_in_out_inverted.109290662874282178968111504854494131641195770145384047893595378385483382039198 Oct 29 12:30:29 PM PDT 23 Oct 29 12:30:34 PM PDT 23 2470384766 ps
T375 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.3143375822620348504560171545295443023469051889553562676164402462040395516137 Oct 29 12:28:56 PM PDT 23 Oct 29 12:29:01 PM PDT 23 2074566504 ps
T376 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.91432196109845035710084276257617082193774388389494638209259219454453492839679 Oct 29 12:28:00 PM PDT 23 Oct 29 12:28:05 PM PDT 23 2515402263 ps
T377 /workspace/coverage/default/21.sysrst_ctrl_flash_wr_prot_out.45091240398254979179865714474189042715211963666027644829874489957447993564932 Oct 29 12:29:14 PM PDT 23 Oct 29 12:29:19 PM PDT 23 2619740714 ps
T378 /workspace/coverage/default/37.sysrst_ctrl_stress_all.113913970092295310151011778404085005721324287413385814790947534952303888957558 Oct 29 12:30:15 PM PDT 23 Oct 29 12:32:33 PM PDT 23 87228974549 ps
T94 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.112246071808755127069678384423228354538306046926492469094666576129647425901429 Oct 29 12:28:15 PM PDT 23 Oct 29 12:28:19 PM PDT 23 2534562824 ps
T379 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.13983422651063914222830420922925151212833394724164905262831804033164870873336 Oct 29 12:30:15 PM PDT 23 Oct 29 12:30:20 PM PDT 23 5189470156 ps
T380 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.76081831811842915808337288429668695772581988873055235458671357543011386164736 Oct 29 12:29:22 PM PDT 23 Oct 29 12:29:30 PM PDT 23 4425119128 ps
T381 /workspace/coverage/default/15.sysrst_ctrl_in_out_inverted.10109730480995856799119558467814501297130877066167144249135959246388282374289 Oct 29 12:28:36 PM PDT 23 Oct 29 12:28:41 PM PDT 23 2470384766 ps
T382 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.35954425439421220508420663543037028535086858480850332751408025550851344159496 Oct 29 12:27:54 PM PDT 23 Oct 29 12:28:02 PM PDT 23 2470384766 ps
T383 /workspace/coverage/default/38.sysrst_ctrl_combo_detect.23931156477052656590046114358391161176639595502671832639640023068236382141631 Oct 29 12:30:24 PM PDT 23 Oct 29 12:33:27 PM PDT 23 118289458206 ps
T384 /workspace/coverage/default/47.sysrst_ctrl_stress_all.42252700622068124769430207304563156840149282745878409666953256917193568649882 Oct 29 12:30:49 PM PDT 23 Oct 29 12:33:05 PM PDT 23 87228974549 ps
T385 /workspace/coverage/default/5.sysrst_ctrl_stress_all.91669293245533317764364983677553823224701731160052104861568939085874627720730 Oct 29 12:28:08 PM PDT 23 Oct 29 12:30:28 PM PDT 23 87228974549 ps
T386 /workspace/coverage/default/11.sysrst_ctrl_alert_test.102598132612116118404139086524888921987519500189316517405438389488091477725182 Oct 29 12:28:34 PM PDT 23 Oct 29 12:28:38 PM PDT 23 2015424120 ps
T387 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.42271115011786461140582588892591058709921377995567087916099404709588614921210 Oct 29 12:30:16 PM PDT 23 Oct 29 12:33:22 PM PDT 23 118289458206 ps
T388 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.27441933906994916890508129557133930816896366873776902984090317611902929772271 Oct 29 12:28:07 PM PDT 23 Oct 29 12:28:18 PM PDT 23 4425119128 ps
T389 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.31957060478101177713848435152348613978290179613991672395533110703654756070705 Oct 29 12:28:06 PM PDT 23 Oct 29 12:28:12 PM PDT 23 2619740714 ps
T390 /workspace/coverage/default/23.sysrst_ctrl_alert_test.86310891273585076373252352850260426136655977089023780353594332132244627144690 Oct 29 12:29:14 PM PDT 23 Oct 29 12:29:18 PM PDT 23 2015424120 ps
T391 /workspace/coverage/default/39.sysrst_ctrl_stress_all.18603217502256416788787243300963946223283709088212516312546973148579946656994 Oct 29 12:30:23 PM PDT 23 Oct 29 12:32:41 PM PDT 23 87228974549 ps
T392 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.78541473785167403279565319384671604630453568952703927864303810136799383196158 Oct 29 12:30:49 PM PDT 23 Oct 29 12:30:56 PM PDT 23 4089103959 ps
T393 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.36603110670340082018190007126430597552551917335613935554194265731935326943246 Oct 29 12:29:03 PM PDT 23 Oct 29 12:29:08 PM PDT 23 2470384766 ps
T394 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.22600775370223283977248151063554212890738137219867093062927625510739978763589 Oct 29 12:28:55 PM PDT 23 Oct 29 12:29:00 PM PDT 23 5189470156 ps
T395 /workspace/coverage/default/41.sysrst_ctrl_alert_test.71417800925269290043973323719569567811730810639696659936800934894806030014106 Oct 29 12:30:38 PM PDT 23 Oct 29 12:30:42 PM PDT 23 2015424120 ps
T396 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.12837085758978632297974902049386873655461984129589312518521744358564353850119 Oct 29 12:29:46 PM PDT 23 Oct 29 12:29:55 PM PDT 23 3138968703 ps
T397 /workspace/coverage/default/14.sysrst_ctrl_alert_test.102681674429233823866730461168694015360481077072947615880906321348977257889148 Oct 29 12:28:40 PM PDT 23 Oct 29 12:28:44 PM PDT 23 2015424120 ps
T398 /workspace/coverage/default/26.sysrst_ctrl_ec_pwr_on_rst.53750717708475519276403273606713169482732653735579381950005451931805513976561 Oct 29 12:30:07 PM PDT 23 Oct 29 12:30:14 PM PDT 23 4425119128 ps
T399 /workspace/coverage/default/30.sysrst_ctrl_ultra_low_pwr.29695035405835490826884995068536155214036192706880797519423586187565859067959 Oct 29 12:29:52 PM PDT 23 Oct 29 12:29:58 PM PDT 23 5189470156 ps
T400 /workspace/coverage/default/35.sysrst_ctrl_alert_test.31450799181980384688962764795724105235933569455502579657281349537456156147003 Oct 29 12:30:19 PM PDT 23 Oct 29 12:30:23 PM PDT 23 2015424120 ps
T401 /workspace/coverage/default/31.sysrst_ctrl_smoke.61646218405027127172039152786548179334739234104297103841903337513757107658714 Oct 29 12:29:47 PM PDT 23 Oct 29 12:29:53 PM PDT 23 2116887594 ps
T402 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.11311779100470047792651015410447054519060879804020946360348584771678713208834 Oct 29 12:29:18 PM PDT 23 Oct 29 12:29:24 PM PDT 23 3138968703 ps
T403 /workspace/coverage/default/1.sysrst_ctrl_pin_override_test.46129525117273474606855850868145792670270636357585429949128687809096453038250 Oct 29 12:28:03 PM PDT 23 Oct 29 12:28:07 PM PDT 23 2515402263 ps
T404 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.13344350516680938254126615491846717412678739259094049823391523170472163935867 Oct 29 12:31:06 PM PDT 23 Oct 29 12:31:11 PM PDT 23 2619740714 ps
T405 /workspace/coverage/default/23.sysrst_ctrl_combo_detect.33661332055067753334113428362136004381031305848981816058645553026221780568194 Oct 29 12:29:17 PM PDT 23 Oct 29 12:32:21 PM PDT 23 118289458206 ps
T406 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.24243902798423349290923023819388558836852622149360446047608187644344656535013 Oct 29 12:29:11 PM PDT 23 Oct 29 12:29:17 PM PDT 23 3138968703 ps
T407 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.83846439689720303210057386581690776581128920606422859491398663674406676066743 Oct 29 12:29:51 PM PDT 23 Oct 29 12:29:57 PM PDT 23 2619740714 ps
T408 /workspace/coverage/default/8.sysrst_ctrl_smoke.3447941183454619604402122015116217163737214775091767669568235853027640652775 Oct 29 12:28:14 PM PDT 23 Oct 29 12:28:18 PM PDT 23 2116887594 ps
T409 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.50175719635650642641830567268687030579672911655378775038825364089431404821906 Oct 29 12:28:38 PM PDT 23 Oct 29 12:28:43 PM PDT 23 2515402263 ps
T410 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.69197085408436943891723833973601199596978316199517167961192389411618209739639 Oct 29 12:28:39 PM PDT 23 Oct 29 12:28:44 PM PDT 23 5189470156 ps
T411 /workspace/coverage/default/24.sysrst_ctrl_ultra_low_pwr.35798202761355984804646486849748615201234132792881748430303159847212966872545 Oct 29 12:29:15 PM PDT 23 Oct 29 12:29:20 PM PDT 23 5189470156 ps
T412 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.98750423810331912009833520097020264417902283505239258603721479895032152166479 Oct 29 12:28:28 PM PDT 23 Oct 29 12:28:33 PM PDT 23 2619740714 ps
T413 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.114585487964385449315307419676472873141380766009905469115108845971746687148208 Oct 29 12:30:52 PM PDT 23 Oct 29 12:30:59 PM PDT 23 4425119128 ps
T414 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.113240384115751516347793529538927512641152046564686563276356037863077481961748 Oct 29 12:28:26 PM PDT 23 Oct 29 12:28:32 PM PDT 23 3138968703 ps
T415 /workspace/coverage/default/46.sysrst_ctrl_in_out_inverted.104691031524401884835796222650277360390408869280005111111991761032703178674004 Oct 29 12:30:56 PM PDT 23 Oct 29 12:31:01 PM PDT 23 2470384766 ps
T416 /workspace/coverage/default/48.sysrst_ctrl_edge_detect.885649534112564987369046070814883955019497730512454402113495389023505076772 Oct 29 12:31:00 PM PDT 23 Oct 29 12:31:06 PM PDT 23 4089103959 ps
T417 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.91208661225048320843411267792682529711958319026166768180832286032007986007409 Oct 29 12:29:04 PM PDT 23 Oct 29 12:29:11 PM PDT 23 4425119128 ps
T418 /workspace/coverage/default/27.sysrst_ctrl_stress_all.53548656332594398738164043518406768929063704162960057514655449113307279440477 Oct 29 12:29:41 PM PDT 23 Oct 29 12:31:58 PM PDT 23 87228974549 ps
T419 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.106824835434666536142942115548156390349334320106311068486252242983546315506240 Oct 29 12:30:14 PM PDT 23 Oct 29 12:33:19 PM PDT 23 118289458206 ps
T420 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.109846712012000915780897075185548703140690308020320415168047570677613754376918 Oct 29 12:29:59 PM PDT 23 Oct 29 12:30:03 PM PDT 23 2074566504 ps
T421 /workspace/coverage/default/35.sysrst_ctrl_edge_detect.90009420921486111159195206668350235929517664745587557424020893072808765511011 Oct 29 12:30:19 PM PDT 23 Oct 29 12:30:26 PM PDT 23 4089103959 ps
T422 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.58174025564235542187539760038387761948598959176479937986429704865932084030940 Oct 29 12:29:14 PM PDT 23 Oct 29 12:32:18 PM PDT 23 118289458206 ps
T423 /workspace/coverage/default/14.sysrst_ctrl_ultra_low_pwr.37195960613295070050146389846272657196052625374324478159076966831201554577404 Oct 29 12:28:49 PM PDT 23 Oct 29 12:28:54 PM PDT 23 5189470156 ps
T424 /workspace/coverage/default/12.sysrst_ctrl_stress_all.67366174279982506400237220346530521120820380824517361688599399812829220525585 Oct 29 12:28:24 PM PDT 23 Oct 29 12:30:41 PM PDT 23 87228974549 ps
T425 /workspace/coverage/default/0.sysrst_ctrl_alert_test.5134786649222434432728470076359599330271440372043987292358390737369796680201 Oct 29 12:27:31 PM PDT 23 Oct 29 12:27:35 PM PDT 23 2015424120 ps
T426 /workspace/coverage/default/15.sysrst_ctrl_smoke.95769387917620715111374195061576475191247972062078110600600791235750542092708 Oct 29 12:28:39 PM PDT 23 Oct 29 12:28:43 PM PDT 23 2116887594 ps
T427 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.40982570245253383399705281400254760518091675790262314717912889827754618191612 Oct 29 12:28:06 PM PDT 23 Oct 29 12:28:11 PM PDT 23 2619740714 ps
T428 /workspace/coverage/default/22.sysrst_ctrl_stress_all.76039360730167772715662651519920589975673997261534406897918186727071007846658 Oct 29 12:29:16 PM PDT 23 Oct 29 12:31:33 PM PDT 23 87228974549 ps
T429 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.57125741931548895805867436124123200120005909405722873729229425331344780593337 Oct 29 12:30:24 PM PDT 23 Oct 29 12:33:27 PM PDT 23 118289458206 ps
T430 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.31440992305692922363156215189138654864339876767475962460505838962604308537064 Oct 29 12:30:34 PM PDT 23 Oct 29 12:33:40 PM PDT 23 118289458206 ps
T431 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.42074486475593049803753521242315098508086132600282748266828499181975965285867 Oct 29 12:27:33 PM PDT 23 Oct 29 12:27:37 PM PDT 23 2074566504 ps
T432 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.6310017806508385510382542435872365898868957284252148062755505143295502408545 Oct 29 12:30:26 PM PDT 23 Oct 29 12:30:31 PM PDT 23 3138968703 ps
T433 /workspace/coverage/default/43.sysrst_ctrl_smoke.52561305426891706044908432904362335300869635840585055393465133407510107671594 Oct 29 12:30:39 PM PDT 23 Oct 29 12:30:43 PM PDT 23 2116887594 ps
T434 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.106906343024125275806912725483277389628903229781469575150175557684476612319431 Oct 29 12:31:00 PM PDT 23 Oct 29 12:31:06 PM PDT 23 3138968703 ps
T435 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.21329632737115137765501336214268284899625123725195756238356022477141826281896 Oct 29 12:28:59 PM PDT 23 Oct 29 12:29:03 PM PDT 23 2074566504 ps
T436 /workspace/coverage/default/16.sysrst_ctrl_smoke.59295963596479360729015133845748863465440466686546171037721100865000272429358 Oct 29 12:28:43 PM PDT 23 Oct 29 12:28:47 PM PDT 23 2116887594 ps
T437 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.3066907902048660972583840800843164348097659697561874677625115990546744536094 Oct 29 12:29:56 PM PDT 23 Oct 29 12:30:02 PM PDT 23 2619740714 ps
T438 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.13327911842367928547046772067789258429583022882283180377273838154002607940320 Oct 29 12:29:52 PM PDT 23 Oct 29 12:29:58 PM PDT 23 2470384766 ps
T439 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.44152069812348306970686955846977179043920178638973146022367433919915133709305 Oct 29 12:28:22 PM PDT 23 Oct 29 12:28:30 PM PDT 23 4425119128 ps
T440 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.96781010066119751850234263947723295568033653066564668308252992802152673241832 Oct 29 12:30:48 PM PDT 23 Oct 29 12:33:52 PM PDT 23 118289458206 ps
T441 /workspace/coverage/default/3.sysrst_ctrl_auto_blk_key_output.73869572417872116899059662025011485403339423819568052388834239536639464743469 Oct 29 12:28:00 PM PDT 23 Oct 29 12:28:06 PM PDT 23 3138968703 ps
T442 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.18635955617659536098762268026847326297324473858883621635394399854024681939324 Oct 29 12:28:22 PM PDT 23 Oct 29 12:31:24 PM PDT 23 118289458206 ps
T443 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.21080382224344532913258334054266702665563481669314955746208452001127059911299 Oct 29 12:30:39 PM PDT 23 Oct 29 12:30:45 PM PDT 23 3138968703 ps
T444 /workspace/coverage/default/10.sysrst_ctrl_stress_all.49964542796989543377743735686747389808877668571316490620935073804781835427244 Oct 29 12:28:24 PM PDT 23 Oct 29 12:30:42 PM PDT 23 87228974549 ps
T445 /workspace/coverage/default/27.sysrst_ctrl_edge_detect.98916426134721530561351868103387292893789124199117199824325389776871874833112 Oct 29 12:29:40 PM PDT 23 Oct 29 12:29:47 PM PDT 23 4089103959 ps
T115 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.11764771769830756356232537126629956017904160076202038927889125306411810718970 Oct 29 12:27:41 PM PDT 23 Oct 29 12:27:46 PM PDT 23 2534562824 ps
T446 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.93779799328094054253523086562776342343841272791829546192253788783926234525182 Oct 29 12:28:14 PM PDT 23 Oct 29 12:31:18 PM PDT 23 118289458206 ps
T447 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.98373792079643476173701290827497969267986533393001756450310055803962949534256 Oct 29 12:28:15 PM PDT 23 Oct 29 12:28:21 PM PDT 23 4089103959 ps
T448 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.93404252059769808452813746419057430959666620648844386858137509129801948311515 Oct 29 12:30:21 PM PDT 23 Oct 29 12:30:25 PM PDT 23 2074566504 ps
T449 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.109180457331100685044918459466463769930292732966146212534192314684888584101431 Oct 29 12:28:03 PM PDT 23 Oct 29 12:28:08 PM PDT 23 2619740714 ps
T450 /workspace/coverage/default/40.sysrst_ctrl_alert_test.93514260189422511315593016831869033694646843354780766673334256360695884256915 Oct 29 12:30:33 PM PDT 23 Oct 29 12:30:37 PM PDT 23 2015424120 ps
T451 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.71271063183228826746531786730111457943400122510286380442132727653908905337752 Oct 29 12:29:59 PM PDT 23 Oct 29 12:30:06 PM PDT 23 4089103959 ps
T452 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.38918585974327774881620272601283395699727030609614039953837703460233356718517 Oct 29 12:29:14 PM PDT 23 Oct 29 12:29:18 PM PDT 23 2074566504 ps
T453 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.96408448408470042116173223396066988179616669898599035516394008187598778026313 Oct 29 12:28:38 PM PDT 23 Oct 29 12:28:42 PM PDT 23 2074566504 ps
T454 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.67797333371482212293955742708198007599771055802377363499800602784258485147499 Oct 29 12:29:53 PM PDT 23 Oct 29 12:29:58 PM PDT 23 2470384766 ps
T455 /workspace/coverage/default/1.sysrst_ctrl_smoke.11893375822557657960973337560031989481191393000921936783121418251574747448269 Oct 29 12:27:38 PM PDT 23 Oct 29 12:27:42 PM PDT 23 2116887594 ps
T456 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.40156679189577318691838058640154463263714765418771760439099139481278679673640 Oct 29 12:29:45 PM PDT 23 Oct 29 12:29:50 PM PDT 23 2074566504 ps
T457 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.46711206634304067088156931640176426379471906224559179886339052790907019049476 Oct 29 12:30:03 PM PDT 23 Oct 29 12:30:10 PM PDT 23 4089103959 ps
T458 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.31598444895070897837484648784018085092633788749114469536115154909798338651507 Oct 29 12:30:30 PM PDT 23 Oct 29 12:30:36 PM PDT 23 2515402263 ps
T459 /workspace/coverage/default/38.sysrst_ctrl_stress_all.19105229393022387026216690390626511262512886948181367615616758161314585027409 Oct 29 12:30:21 PM PDT 23 Oct 29 12:32:38 PM PDT 23 87228974549 ps
T460 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.47990761517470388802895831251626074338270719075580108672776997626744928325860 Oct 29 12:28:59 PM PDT 23 Oct 29 12:29:04 PM PDT 23 2515402263 ps
T461 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.11526515058450647809941200201465696662919909402915077902411383614628843667997 Oct 29 12:28:34 PM PDT 23 Oct 29 12:28:38 PM PDT 23 2074566504 ps
T462 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.7599512012306679303138972950068283075421956290009180474084359595815118746472 Oct 29 12:27:38 PM PDT 23 Oct 29 12:27:45 PM PDT 23 4089103959 ps
T463 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.2744068295490443121559831635249582130490788661899951558239422259109111059136 Oct 29 12:30:17 PM PDT 23 Oct 29 12:33:21 PM PDT 23 118289458206 ps
T464 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.42623555627882396527352730819640728120964665764001662712734945699296154299602 Oct 29 12:30:04 PM PDT 23 Oct 29 12:33:10 PM PDT 23 118289458206 ps
T465 /workspace/coverage/default/44.sysrst_ctrl_ec_pwr_on_rst.5057927482212299451340681259011325573046007060381901498939349058739911258287 Oct 29 12:30:39 PM PDT 23 Oct 29 12:30:47 PM PDT 23 4425119128 ps
T466 /workspace/coverage/default/8.sysrst_ctrl_stress_all.10456868650883560735793713018389329057700689890266196791742564566446805713998 Oct 29 12:29:14 PM PDT 23 Oct 29 12:31:30 PM PDT 23 87228974549 ps
T467 /workspace/coverage/default/16.sysrst_ctrl_pin_access_test.37684071590322485717903274806882744851701924960340044156480046652948877652100 Oct 29 12:28:46 PM PDT 23 Oct 29 12:28:55 PM PDT 23 2074566504 ps
T468 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.95735928664040745848779868925974694528223794960133685177548149141026811468507 Oct 29 12:30:23 PM PDT 23 Oct 29 12:30:29 PM PDT 23 3138968703 ps
T469 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.18620466557738070570767944199689158369175523674478924175763283484320500356774 Oct 29 12:30:17 PM PDT 23 Oct 29 12:30:23 PM PDT 23 3138968703 ps
T470 /workspace/coverage/default/13.sysrst_ctrl_in_out_inverted.56835942783546165787023310217868134789852219494636215367322361346995974160992 Oct 29 12:28:28 PM PDT 23 Oct 29 12:28:33 PM PDT 23 2470384766 ps
T471 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.23303841743470359266135664267218330545514372898721942192454429972466262044609 Oct 29 12:28:55 PM PDT 23 Oct 29 12:29:03 PM PDT 23 4425119128 ps
T472 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.43222881455219344746946291985850181014952965560728523925753352026618504084712 Oct 29 12:28:40 PM PDT 23 Oct 29 12:31:44 PM PDT 23 118289458206 ps
T473 /workspace/coverage/default/46.sysrst_ctrl_alert_test.24933459492022673147200933773998273665198821951760900894650281055080837201010 Oct 29 12:30:49 PM PDT 23 Oct 29 12:30:53 PM PDT 23 2015424120 ps
T474 /workspace/coverage/default/49.sysrst_ctrl_edge_detect.93818719240760789248849512099277161785377228516611383561285739108177785435357 Oct 29 12:31:07 PM PDT 23 Oct 29 12:31:13 PM PDT 23 4089103959 ps
T475 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.26945809639160117061121654092001089445906392182241189990886433959506867982238 Oct 29 12:29:14 PM PDT 23 Oct 29 12:29:20 PM PDT 23 3138968703 ps
T476 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.57893134658652798959458336083566093362092784088490967529962337685655159687217 Oct 29 12:28:28 PM PDT 23 Oct 29 12:31:32 PM PDT 23 118289458206 ps
T477 /workspace/coverage/default/19.sysrst_ctrl_stress_all.61605003869737743887323207861573512474495784156180513437236518829197947767506 Oct 29 12:28:58 PM PDT 23 Oct 29 12:31:16 PM PDT 23 87228974549 ps
T478 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.3138316083255755086147919345145991920597046944519608173104825945911674720440 Oct 29 12:31:09 PM PDT 23 Oct 29 12:31:14 PM PDT 23 2470384766 ps
T479 /workspace/coverage/default/12.sysrst_ctrl_ultra_low_pwr.37588901387190761760190018540507618787279219271514656170896253778840691836523 Oct 29 12:28:23 PM PDT 23 Oct 29 12:28:28 PM PDT 23 5189470156 ps
T480 /workspace/coverage/default/16.sysrst_ctrl_in_out_inverted.76566956674809175531704190183580501234229542910216354572303725201496963739630 Oct 29 12:28:49 PM PDT 23 Oct 29 12:28:54 PM PDT 23 2470384766 ps
T481 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.80775570461644755887393283355364594843368745620648616657594662861857642873389 Oct 29 12:28:59 PM PDT 23 Oct 29 12:29:05 PM PDT 23 3138968703 ps
T482 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.73526960204954703070822523352782996851857750407344380747378864368550795523597 Oct 29 12:28:01 PM PDT 23 Oct 29 12:28:08 PM PDT 23 4089103959 ps
T483 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.1116436074076137062783604108124417821497608361237234031733072789021490640336 Oct 29 12:30:22 PM PDT 23 Oct 29 12:30:30 PM PDT 23 4425119128 ps
T484 /workspace/coverage/default/40.sysrst_ctrl_smoke.68295798630744972183044895262008249702120477895680547569173451207332146757545 Oct 29 12:30:29 PM PDT 23 Oct 29 12:30:35 PM PDT 23 2116887594 ps
T485 /workspace/coverage/default/45.sysrst_ctrl_smoke.93118597733948217806805493119015109764266627724573393713885182048060682530179 Oct 29 12:30:44 PM PDT 23 Oct 29 12:30:48 PM PDT 23 2116887594 ps
T486 /workspace/coverage/default/19.sysrst_ctrl_smoke.77230393287961863278339416670395410041258805324094147614032545052733816527717 Oct 29 12:29:01 PM PDT 23 Oct 29 12:29:06 PM PDT 23 2116887594 ps
T487 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.24008737343310891643172036199776307413000497552227091497410038308707509192555 Oct 29 12:28:01 PM PDT 23 Oct 29 12:31:03 PM PDT 23 118289458206 ps
T488 /workspace/coverage/default/34.sysrst_ctrl_alert_test.88919775931202015556460992982046532674086190198252391142076803902647962620905 Oct 29 12:30:04 PM PDT 23 Oct 29 12:30:08 PM PDT 23 2015424120 ps
T489 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.82386586493545077365182673092228176880486282468523288901536824378908458995048 Oct 29 12:29:44 PM PDT 23 Oct 29 12:29:49 PM PDT 23 5189470156 ps
T490 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.26376655156181364026008453434685514255298151558955660072590713151177713949241 Oct 29 12:29:38 PM PDT 23 Oct 29 12:29:44 PM PDT 23 2619740714 ps
T491 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.77745861293671763546319305446299825701695387028808243181010760567656235894460 Oct 29 12:29:38 PM PDT 23 Oct 29 12:29:43 PM PDT 23 2515402263 ps
T492 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.15996196507976342432614392475985415770230241529960177592562602607349647422439 Oct 29 12:29:20 PM PDT 23 Oct 29 12:29:25 PM PDT 23 2515402263 ps
T493 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.42499933143649295891522507518198055750616200773493710511328492085178614015296 Oct 29 12:30:11 PM PDT 23 Oct 29 12:30:17 PM PDT 23 2619740714 ps
T494 /workspace/coverage/default/30.sysrst_ctrl_stress_all.29325212164900555788149132758132232431268477126137234825660479471661262995318 Oct 29 12:29:51 PM PDT 23 Oct 29 12:32:09 PM PDT 23 87228974549 ps
T495 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.92720379723457352010546578376415330344854293367349401327676569117132502156094 Oct 29 12:28:36 PM PDT 23 Oct 29 12:28:43 PM PDT 23 4089103959 ps
T496 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.106988188400882012790109330526965814490938618171112989222326696874326989428235 Oct 29 12:28:01 PM PDT 23 Oct 29 12:28:06 PM PDT 23 5189470156 ps
T497 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.71923138413250081550938477239478676520935815453064052441941159216746348438762 Oct 29 12:29:41 PM PDT 23 Oct 29 12:29:46 PM PDT 23 2619740714 ps
T95 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.43492711947645464839807216687312906943073268121797419630350807102775660107622 Oct 29 12:28:01 PM PDT 23 Oct 29 12:29:02 PM PDT 23 38606274248 ps
T125 /workspace/coverage/default/25.sysrst_ctrl_ultra_low_pwr.28649712700347382181559749345743147106052652791164590644593374075184672704767 Oct 29 12:29:41 PM PDT 23 Oct 29 12:29:46 PM PDT 23 5189470156 ps
T126 /workspace/coverage/default/21.sysrst_ctrl_combo_detect.44705851116332920069914904799719438425408056975849938132700461665789588006623 Oct 29 12:29:14 PM PDT 23 Oct 29 12:32:19 PM PDT 23 118289458206 ps
T127 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.86748493239403485489020160258740232517620350340865057334509085334867874296504 Oct 29 12:30:37 PM PDT 23 Oct 29 12:30:43 PM PDT 23 3138968703 ps
T128 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.37868092856904778427502339873702528727491478588876303661011004342260299946661 Oct 29 12:29:02 PM PDT 23 Oct 29 12:32:07 PM PDT 23 118289458206 ps
T498 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.99312581971408424656338499882481761482567060718133031748692187286495788375516 Oct 29 12:27:35 PM PDT 23 Oct 29 12:27:41 PM PDT 23 2470384766 ps
T499 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.7265994957957032520748929584903449662139933360132406342803242738636509861452 Oct 29 12:28:47 PM PDT 23 Oct 29 12:28:52 PM PDT 23 2515402263 ps
T500 /workspace/coverage/default/44.sysrst_ctrl_edge_detect.90736719523633736038967852928393901706278827982820167181200106617779275777934 Oct 29 12:30:43 PM PDT 23 Oct 29 12:30:49 PM PDT 23 4089103959 ps
T501 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.13919489109487295929860641489366426046542710346918340609317472341346904295482 Oct 29 12:28:41 PM PDT 23 Oct 29 12:28:47 PM PDT 23 4089103959 ps
T502 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.49883704598992586030407026468377732045744346818082502782359618883017712089555 Oct 29 12:30:47 PM PDT 23 Oct 29 12:30:52 PM PDT 23 2470384766 ps
T503 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.65180719361721443468715904814648635905148208109116009265941338126197306564718 Oct 29 12:30:49 PM PDT 23 Oct 29 12:30:54 PM PDT 23 2619740714 ps
T504 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.11198516104473280034725156001227842672531175556126165497399612750009765422989 Oct 29 12:30:32 PM PDT 23 Oct 29 12:30:39 PM PDT 23 4089103959 ps
T116 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.682965099757158857013882880628841421880609390947613661124951876945227017558 Oct 29 12:28:01 PM PDT 23 Oct 29 12:28:06 PM PDT 23 2534562824 ps
T505 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.77171330921079723168566467340664459483039990309611722548252891970358682466965 Oct 29 12:28:37 PM PDT 23 Oct 29 12:28:43 PM PDT 23 3138968703 ps
T506 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.91261980105119248736280379310329706610018803949535518144281418148655691500745 Oct 29 12:29:56 PM PDT 23 Oct 29 12:30:01 PM PDT 23 2074566504 ps
T507 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.78474556786221852272226329041715194190350352145885334150257506510880137291106 Oct 29 12:30:49 PM PDT 23 Oct 29 12:30:55 PM PDT 23 4089103959 ps
T508 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.9735863438950947091740190832349686805099884526880998069291866910146662563754 Oct 29 12:28:13 PM PDT 23 Oct 29 12:28:19 PM PDT 23 2619740714 ps
T509 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.89052571028535028745457357278374875141721074814038023054429372640546291842269 Oct 29 12:27:51 PM PDT 23 Oct 29 12:30:57 PM PDT 23 118289458206 ps
T510 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.15735104205955043724915261906573970843855380050487710165223190699147474373744 Oct 29 12:28:43 PM PDT 23 Oct 29 12:28:50 PM PDT 23 4425119128 ps
T511 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.51073211866696430362093478289948873995532797664667615907019105217765591821749 Oct 29 12:28:15 PM PDT 23 Oct 29 12:28:20 PM PDT 23 2619740714 ps
T512 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.41253079062855141198334076014415328415651561489815782286803086745455751415532 Oct 29 12:30:48 PM PDT 23 Oct 29 12:30:53 PM PDT 23 2470384766 ps
T513 /workspace/coverage/default/41.sysrst_ctrl_smoke.74460520469738894708251297834849536788322355550521173342846237468468712352530 Oct 29 12:30:34 PM PDT 23 Oct 29 12:30:38 PM PDT 23 2116887594 ps
T142 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.42834782996491474666552591230875437080942439414213117565203791331574370546352 Oct 29 12:28:04 PM PDT 23 Oct 29 12:29:10 PM PDT 23 42018621949 ps
T514 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.84793120324517781910204820008145773219422305332092976924609478920376769953676 Oct 29 12:29:48 PM PDT 23 Oct 29 12:29:56 PM PDT 23 4089103959 ps
T515 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.63754815049462982556616386347923520011562282323890988424721415751870507750908 Oct 29 12:28:43 PM PDT 23 Oct 29 12:28:48 PM PDT 23 2398742482 ps
T516 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.76601945506452498842789060317987963591487730466318610675771890029386220132308 Oct 29 12:30:52 PM PDT 23 Oct 29 12:30:59 PM PDT 23 4089103959 ps
T517 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.92022633484203599129457382661175108945803725179383927627281226308690607462959 Oct 29 12:28:07 PM PDT 23 Oct 29 12:28:19 PM PDT 23 4425119128 ps
T145 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.87231356895845107691476088504137452853183695135510639743536696408632350704711 Oct 29 12:27:31 PM PDT 23 Oct 29 12:28:36 PM PDT 23 42018621949 ps
T518 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.264255436226855158589518713617433348021687755042651159647756551908378151437 Oct 29 12:28:40 PM PDT 23 Oct 29 12:28:45 PM PDT 23 2619740714 ps
T519 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.71142432146181009599869698031364197632760661589548663324001105142421043649290 Oct 29 12:30:19 PM PDT 23 Oct 29 12:30:24 PM PDT 23 2515402263 ps
T520 /workspace/coverage/default/14.sysrst_ctrl_pin_override_test.30008141661339149858624208215304951389255668713207265053405721484912650070210 Oct 29 12:28:26 PM PDT 23 Oct 29 12:28:31 PM PDT 23 2515402263 ps
T521 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.76138229003209116883314844637849331575328864280666166451464536347346828480667 Oct 29 12:28:21 PM PDT 23 Oct 29 12:28:26 PM PDT 23 2515402263 ps
T522 /workspace/coverage/default/3.sysrst_ctrl_flash_wr_prot_out.51565744380212522468790620857903075300632188360906841709821783852031227628360 Oct 29 12:28:01 PM PDT 23 Oct 29 12:28:06 PM PDT 23 2619740714 ps
T523 /workspace/coverage/default/19.sysrst_ctrl_alert_test.62086082011776567933680857034809113067586844076255250856028306445795286251132 Oct 29 12:28:55 PM PDT 23 Oct 29 12:28:59 PM PDT 23 2015424120 ps
T524 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.84549906797469193418428867202797425422688375173310584580670457529125690981251 Oct 29 12:27:51 PM PDT 23 Oct 29 12:27:57 PM PDT 23 2398742482 ps
T525 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.91942672692889969383036079523846045421208021186931592850641168412643708196944 Oct 29 12:29:11 PM PDT 23 Oct 29 12:29:17 PM PDT 23 3138968703 ps
T526 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.24828437741305056138102801953442058958802113835938467191258295552230905548901 Oct 29 12:30:51 PM PDT 23 Oct 29 12:30:56 PM PDT 23 3138968703 ps
T527 /workspace/coverage/default/43.sysrst_ctrl_alert_test.33012264509109981907053781464994936723262619626255910804621996982631979533895 Oct 29 12:30:39 PM PDT 23 Oct 29 12:30:43 PM PDT 23 2015424120 ps
T528 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.88592027112147325765310303039334623308178599294491362381586575416116506785097 Oct 29 12:30:22 PM PDT 23 Oct 29 12:30:27 PM PDT 23 2515402263 ps
T529 /workspace/coverage/default/0.sysrst_ctrl_stress_all.21185032841097460362215175202260329706810390357532785392472557712414932613290 Oct 29 12:28:07 PM PDT 23 Oct 29 12:30:25 PM PDT 23 87228974549 ps
T530 /workspace/coverage/default/42.sysrst_ctrl_pin_access_test.72930103602956359867573833297593739288629600565414856603635034436481543867494 Oct 29 12:30:31 PM PDT 23 Oct 29 12:30:36 PM PDT 23 2074566504 ps
T531 /workspace/coverage/default/17.sysrst_ctrl_smoke.13682895320498955061123500273260418239028040449303223004942515476591196672274 Oct 29 12:28:50 PM PDT 23 Oct 29 12:28:54 PM PDT 23 2116887594 ps
T532 /workspace/coverage/default/16.sysrst_ctrl_alert_test.59611518147525292722677513728411582882015259628157448892493441297807625131040 Oct 29 12:28:38 PM PDT 23 Oct 29 12:28:43 PM PDT 23 2015424120 ps
T533 /workspace/coverage/default/44.sysrst_ctrl_alert_test.88760565043273329524787677501767415723137726522842769471904277056908189497517 Oct 29 12:30:42 PM PDT 23 Oct 29 12:30:46 PM PDT 23 2015424120 ps
T534 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.16656244042588008240464725831793266289162008917923625683350995129704730897279 Oct 29 12:29:38 PM PDT 23 Oct 29 12:29:44 PM PDT 23 2515402263 ps
T535 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.93432965048341117515420617459686312734460741560671835965015365239072700769637 Oct 29 12:28:52 PM PDT 23 Oct 29 12:28:58 PM PDT 23 2470384766 ps
T536 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.54889019265994911057144674462527641607380173727333187275763699195647825848965 Oct 29 12:29:18 PM PDT 23 Oct 29 12:29:23 PM PDT 23 2515402263 ps
T537 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.51157739636151017954769556648101076216352043954863411089395249686051898047944 Oct 29 12:28:07 PM PDT 23 Oct 29 12:28:15 PM PDT 23 2074566504 ps
T538 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.40868354609638192558302561965421752773797821894076148856686428483469743834465 Oct 29 12:29:11 PM PDT 23 Oct 29 12:29:16 PM PDT 23 5189470156 ps
T539 /workspace/coverage/default/44.sysrst_ctrl_smoke.113632799993135176673484646662157088462323464487855808774486461506738078813242 Oct 29 12:30:42 PM PDT 23 Oct 29 12:30:46 PM PDT 23 2116887594 ps
T540 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.28216087508144230223415176507952570642045238042010243154363306417897343731979 Oct 29 12:29:52 PM PDT 23 Oct 29 12:29:58 PM PDT 23 2515402263 ps
T541 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.94550660317487566861626363861648741726642239959969522620167317798387112257843 Oct 29 12:29:36 PM PDT 23 Oct 29 12:29:45 PM PDT 23 4425119128 ps
T542 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.87884635472048768888906081501447495501871589155752395902256175102808979582335 Oct 29 12:29:11 PM PDT 23 Oct 29 12:29:15 PM PDT 23 2074566504 ps
T543 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.85323758106978607471842724408541830112279716450809219172590778336419095814600 Oct 29 12:27:47 PM PDT 23 Oct 29 12:27:57 PM PDT 23 4425119128 ps
T544 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.23959944495369833201570318560493990991795102258271069302899165557195457126615 Oct 29 12:29:07 PM PDT 23 Oct 29 12:29:14 PM PDT 23 4089103959 ps
T545 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.55316403754543707540710718362843278243360509587107013739451124406005112829070 Oct 29 12:28:47 PM PDT 23 Oct 29 12:28:52 PM PDT 23 5189470156 ps
T546 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.23264030809319976330081311247763245485550188345810860711630997588751681264707 Oct 29 12:29:10 PM PDT 23 Oct 29 12:29:15 PM PDT 23 2470384766 ps
T547 /workspace/coverage/default/38.sysrst_ctrl_alert_test.65936922022721137082586119332989972573604899168887605516710188636537429037806 Oct 29 12:30:17 PM PDT 23 Oct 29 12:30:21 PM PDT 23 2015424120 ps
T548 /workspace/coverage/default/2.sysrst_ctrl_alert_test.96072437238229336913633265840200454656083865110581486723712263136911420394817 Oct 29 12:27:47 PM PDT 23 Oct 29 12:27:53 PM PDT 23 2015424120 ps
T549 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.86768139858286401087223615710177176558343429370749554080450955061834122908338 Oct 29 12:29:56 PM PDT 23 Oct 29 12:33:02 PM PDT 23 118289458206 ps
T550 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.112258003302921879126178241432206546857872754011157744636958299232561480728131 Oct 29 12:29:26 PM PDT 23 Oct 29 12:29:32 PM PDT 23 2619740714 ps
T551 /workspace/coverage/default/11.sysrst_ctrl_stress_all.32257732288408748033396214374482924181186756115339077165703630852067802081981 Oct 29 12:29:20 PM PDT 23 Oct 29 12:31:36 PM PDT 23 87228974549 ps
T552 /workspace/coverage/default/20.sysrst_ctrl_stress_all.60804643071042163942453858464962208296587344713009138123197002049045216617269 Oct 29 12:29:04 PM PDT 23 Oct 29 12:31:22 PM PDT 23 87228974549 ps
T553 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.90402025460565945223947953050519559262905768694574730627591154178181385950390 Oct 29 12:28:48 PM PDT 23 Oct 29 12:28:53 PM PDT 23 2619740714 ps
T554 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.83495164990409153713189304988491809640879677813156683461491201126260479714164 Oct 29 12:30:47 PM PDT 23 Oct 29 12:30:53 PM PDT 23 3138968703 ps
T555 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.88259361360721800334845969239893004083051490260627258666845477525276396978374 Oct 29 12:29:23 PM PDT 23 Oct 29 12:29:31 PM PDT 23 4425119128 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%