Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.54 98.85 96.33 100.00 96.79 98.22 99.53 93.02


Total test records in report: 908
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T455 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.885793566 Dec 31 12:56:20 PM PST 23 Dec 31 12:56:37 PM PST 23 3150456394 ps
T357 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.785390935 Dec 31 12:55:40 PM PST 23 Dec 31 12:56:20 PM PST 23 783561031042 ps
T456 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.3999883062 Dec 31 12:56:02 PM PST 23 Dec 31 12:56:10 PM PST 23 2468256098 ps
T457 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.4174208413 Dec 31 12:56:31 PM PST 23 Dec 31 12:56:50 PM PST 23 5411489671 ps
T458 /workspace/coverage/default/3.sysrst_ctrl_ec_pwr_on_rst.3743269187 Dec 31 12:55:12 PM PST 23 Dec 31 12:55:22 PM PST 23 3686548409 ps
T459 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.3340752117 Dec 31 12:56:17 PM PST 23 Dec 31 12:56:29 PM PST 23 2622672488 ps
T153 /workspace/coverage/default/30.sysrst_ctrl_edge_detect.2788363622 Dec 31 12:56:22 PM PST 23 Dec 31 12:56:33 PM PST 23 4197135174 ps
T88 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.2442720674 Dec 31 12:55:49 PM PST 23 Dec 31 12:56:30 PM PST 23 122378974447 ps
T254 /workspace/coverage/default/35.sysrst_ctrl_stress_all_with_rand_reset.1694978740 Dec 31 12:56:30 PM PST 23 Dec 31 12:59:58 PM PST 23 76266916894 ps
T187 /workspace/coverage/default/41.sysrst_ctrl_edge_detect.3362286396 Dec 31 12:56:12 PM PST 23 Dec 31 12:56:22 PM PST 23 190143679920 ps
T460 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.2714513490 Dec 31 12:56:05 PM PST 23 Dec 31 12:56:15 PM PST 23 2484988541 ps
T461 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.653549602 Dec 31 12:56:42 PM PST 23 Dec 31 12:58:05 PM PST 23 28329283946 ps
T102 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.3599421911 Dec 31 12:56:32 PM PST 23 Dec 31 12:58:07 PM PST 23 97816286666 ps
T317 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.1129675789 Dec 31 12:56:31 PM PST 23 Dec 31 12:59:01 PM PST 23 199066716645 ps
T462 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.2190046746 Dec 31 12:55:37 PM PST 23 Dec 31 12:55:49 PM PST 23 3179141476 ps
T103 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.2882377177 Dec 31 12:56:39 PM PST 23 Dec 31 12:57:52 PM PST 23 20333822667 ps
T154 /workspace/coverage/default/6.sysrst_ctrl_stress_all_with_rand_reset.3983485012 Dec 31 12:55:14 PM PST 23 Dec 31 12:55:38 PM PST 23 34622624571 ps
T463 /workspace/coverage/default/32.sysrst_ctrl_pin_override_test.35482655 Dec 31 12:55:59 PM PST 23 Dec 31 12:56:05 PM PST 23 2512426728 ps
T342 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.1219915786 Dec 31 12:55:31 PM PST 23 Dec 31 01:01:38 PM PST 23 138111303646 ps
T464 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.2654841923 Dec 31 12:55:49 PM PST 23 Dec 31 12:55:57 PM PST 23 4705475975 ps
T465 /workspace/coverage/default/38.sysrst_ctrl_auto_blk_key_output.1494309636 Dec 31 12:56:19 PM PST 23 Dec 31 12:56:29 PM PST 23 3107065757 ps
T89 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.2449268639 Dec 31 12:56:38 PM PST 23 Dec 31 12:59:15 PM PST 23 51082044086 ps
T466 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.2540127059 Dec 31 12:56:20 PM PST 23 Dec 31 12:56:37 PM PST 23 2511544136 ps
T467 /workspace/coverage/default/5.sysrst_ctrl_smoke.1676091066 Dec 31 12:55:51 PM PST 23 Dec 31 12:55:55 PM PST 23 2112662556 ps
T468 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.440581842 Dec 31 12:56:38 PM PST 23 Dec 31 12:56:59 PM PST 23 2124050552 ps
T104 /workspace/coverage/default/7.sysrst_ctrl_stress_all.2224756518 Dec 31 12:55:21 PM PST 23 Dec 31 12:56:06 PM PST 23 59797827093 ps
T266 /workspace/coverage/default/33.sysrst_ctrl_auto_blk_key_output.3516792299 Dec 31 12:56:11 PM PST 23 Dec 31 12:56:21 PM PST 23 3496381940 ps
T267 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.2402508677 Dec 31 12:55:51 PM PST 23 Dec 31 12:57:00 PM PST 23 134839431166 ps
T268 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.3471514889 Dec 31 12:55:41 PM PST 23 Dec 31 12:55:46 PM PST 23 2274058259 ps
T269 /workspace/coverage/default/48.sysrst_ctrl_alert_test.3821574400 Dec 31 12:56:39 PM PST 23 Dec 31 12:57:00 PM PST 23 2013693710 ps
T155 /workspace/coverage/default/27.sysrst_ctrl_edge_detect.569813222 Dec 31 12:55:52 PM PST 23 Dec 31 12:58:18 PM PST 23 1101683472409 ps
T270 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.4216351091 Dec 31 12:56:52 PM PST 23 Dec 31 12:57:07 PM PST 23 2074742014 ps
T271 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.2439534170 Dec 31 12:55:10 PM PST 23 Dec 31 12:55:23 PM PST 23 2468799830 ps
T272 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.185620486 Dec 31 12:56:25 PM PST 23 Dec 31 12:57:15 PM PST 23 58180476636 ps
T273 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.2762726649 Dec 31 12:56:27 PM PST 23 Dec 31 12:56:42 PM PST 23 2216622947 ps
T172 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.660177902 Dec 31 12:56:04 PM PST 23 Dec 31 12:56:09 PM PST 23 4391088549 ps
T469 /workspace/coverage/default/31.sysrst_ctrl_alert_test.2157398274 Dec 31 12:56:20 PM PST 23 Dec 31 12:56:33 PM PST 23 2020242571 ps
T105 /workspace/coverage/default/82.sysrst_ctrl_combo_detect_with_pre_cond.2917402320 Dec 31 12:56:49 PM PST 23 Dec 31 12:57:37 PM PST 23 25086244349 ps
T72 /workspace/coverage/default/1.sysrst_ctrl_stress_all_with_rand_reset.3034721074 Dec 31 12:55:26 PM PST 23 Dec 31 12:56:50 PM PST 23 359368172409 ps
T212 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.3744956079 Dec 31 12:56:01 PM PST 23 Dec 31 12:56:06 PM PST 23 2489989856 ps
T213 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.577156499 Dec 31 12:56:56 PM PST 23 Dec 31 01:02:48 PM PST 23 125843703950 ps
T214 /workspace/coverage/default/6.sysrst_ctrl_stress_all.287902125 Dec 31 12:55:27 PM PST 23 Dec 31 12:55:39 PM PST 23 6745445312 ps
T215 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.3644600527 Dec 31 12:56:39 PM PST 23 Dec 31 12:56:56 PM PST 23 2222735996 ps
T216 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.1455264065 Dec 31 12:56:40 PM PST 23 Dec 31 12:57:37 PM PST 23 62608318197 ps
T217 /workspace/coverage/default/34.sysrst_ctrl_stress_all_with_rand_reset.1940970643 Dec 31 12:56:21 PM PST 23 Dec 31 12:58:19 PM PST 23 39181046502 ps
T188 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.2317135679 Dec 31 12:56:08 PM PST 23 Dec 31 12:56:27 PM PST 23 2750693397 ps
T218 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.1003022090 Dec 31 12:56:09 PM PST 23 Dec 31 12:56:20 PM PST 23 2185536626 ps
T219 /workspace/coverage/default/25.sysrst_ctrl_smoke.609756739 Dec 31 12:56:07 PM PST 23 Dec 31 12:56:19 PM PST 23 2121597501 ps
T470 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.3059194685 Dec 31 12:55:58 PM PST 23 Dec 31 12:56:09 PM PST 23 3459333789 ps
T471 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.579869606 Dec 31 12:56:19 PM PST 23 Dec 31 12:56:37 PM PST 23 2612078221 ps
T173 /workspace/coverage/default/11.sysrst_ctrl_stress_all_with_rand_reset.1582509334 Dec 31 12:56:24 PM PST 23 Dec 31 12:57:13 PM PST 23 24825597610 ps
T472 /workspace/coverage/default/33.sysrst_ctrl_smoke.4056973235 Dec 31 12:55:56 PM PST 23 Dec 31 12:56:00 PM PST 23 2127197095 ps
T473 /workspace/coverage/default/46.sysrst_ctrl_ec_pwr_on_rst.3198172491 Dec 31 12:56:24 PM PST 23 Dec 31 12:56:34 PM PST 23 5334383883 ps
T474 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.2306508725 Dec 31 12:56:35 PM PST 23 Dec 31 12:58:28 PM PST 23 40708522957 ps
T475 /workspace/coverage/default/25.sysrst_ctrl_alert_test.2638657737 Dec 31 12:56:25 PM PST 23 Dec 31 12:56:36 PM PST 23 2095419411 ps
T252 /workspace/coverage/default/63.sysrst_ctrl_combo_detect_with_pre_cond.123267171 Dec 31 12:56:32 PM PST 23 Dec 31 12:57:49 PM PST 23 89071052785 ps
T476 /workspace/coverage/default/36.sysrst_ctrl_in_out_inverted.4085476092 Dec 31 12:56:09 PM PST 23 Dec 31 12:56:21 PM PST 23 2481955356 ps
T351 /workspace/coverage/default/19.sysrst_ctrl_combo_detect_with_pre_cond.1293478909 Dec 31 12:55:48 PM PST 23 Dec 31 12:56:43 PM PST 23 77090081972 ps
T477 /workspace/coverage/default/30.sysrst_ctrl_ultra_low_pwr.2472552814 Dec 31 12:56:14 PM PST 23 Dec 31 12:56:30 PM PST 23 5888824986 ps
T358 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.1007770340 Dec 31 12:56:21 PM PST 23 Dec 31 12:59:27 PM PST 23 802736290870 ps
T478 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.2778594642 Dec 31 12:55:22 PM PST 23 Dec 31 12:55:32 PM PST 23 2235908173 ps
T479 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.347823384 Dec 31 12:55:41 PM PST 23 Dec 31 12:55:50 PM PST 23 2514361353 ps
T480 /workspace/coverage/default/2.sysrst_ctrl_smoke.4175016384 Dec 31 12:55:27 PM PST 23 Dec 31 12:55:37 PM PST 23 2110689133 ps
T73 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.1241832632 Dec 31 12:56:02 PM PST 23 Dec 31 12:57:14 PM PST 23 56871099720 ps
T481 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.81326757 Dec 31 12:55:35 PM PST 23 Dec 31 12:55:42 PM PST 23 2761636649 ps
T482 /workspace/coverage/default/35.sysrst_ctrl_alert_test.1418346029 Dec 31 12:56:25 PM PST 23 Dec 31 12:56:38 PM PST 23 2020808458 ps
T316 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.649187389 Dec 31 12:56:12 PM PST 23 Dec 31 01:02:25 PM PST 23 158883835395 ps
T483 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.1544009550 Dec 31 12:56:30 PM PST 23 Dec 31 12:56:49 PM PST 23 2609055083 ps
T313 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.3253715890 Dec 31 12:55:29 PM PST 23 Dec 31 12:56:45 PM PST 23 116772484647 ps
T484 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.225102388 Dec 31 12:56:06 PM PST 23 Dec 31 12:56:18 PM PST 23 2479084483 ps
T485 /workspace/coverage/default/21.sysrst_ctrl_flash_wr_prot_out.1611268877 Dec 31 12:55:55 PM PST 23 Dec 31 12:56:05 PM PST 23 2612742246 ps
T486 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.101020050 Dec 31 12:56:12 PM PST 23 Dec 31 12:56:21 PM PST 23 2525372370 ps
T189 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.791184455 Dec 31 12:56:04 PM PST 23 Dec 31 12:56:09 PM PST 23 3177743849 ps
T344 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.2182004026 Dec 31 12:56:26 PM PST 23 Dec 31 12:59:17 PM PST 23 127256034179 ps
T487 /workspace/coverage/default/39.sysrst_ctrl_smoke.3012888216 Dec 31 12:56:11 PM PST 23 Dec 31 12:56:24 PM PST 23 2109736252 ps
T488 /workspace/coverage/default/11.sysrst_ctrl_alert_test.567732612 Dec 31 12:56:24 PM PST 23 Dec 31 12:56:34 PM PST 23 2040418883 ps
T489 /workspace/coverage/default/29.sysrst_ctrl_pin_override_test.2149737070 Dec 31 12:55:40 PM PST 23 Dec 31 12:55:47 PM PST 23 2519535091 ps
T490 /workspace/coverage/default/26.sysrst_ctrl_pin_access_test.524377105 Dec 31 12:55:49 PM PST 23 Dec 31 12:55:52 PM PST 23 2254655602 ps
T148 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.3368097326 Dec 31 12:56:06 PM PST 23 Dec 31 12:57:08 PM PST 23 751227947409 ps
T491 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.3208791842 Dec 31 12:56:30 PM PST 23 Dec 31 12:56:45 PM PST 23 3744411278 ps
T492 /workspace/coverage/default/21.sysrst_ctrl_smoke.3719257087 Dec 31 12:55:25 PM PST 23 Dec 31 12:55:32 PM PST 23 2118804055 ps
T493 /workspace/coverage/default/4.sysrst_ctrl_smoke.2119325464 Dec 31 12:55:22 PM PST 23 Dec 31 12:55:33 PM PST 23 2109595706 ps
T81 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.1461526874 Dec 31 12:56:10 PM PST 23 Dec 31 12:59:02 PM PST 23 94370420060 ps
T494 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.1960376449 Dec 31 12:55:54 PM PST 23 Dec 31 12:56:00 PM PST 23 5108016779 ps
T495 /workspace/coverage/default/43.sysrst_ctrl_pin_access_test.1188409883 Dec 31 12:56:10 PM PST 23 Dec 31 12:56:23 PM PST 23 2106099341 ps
T241 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.1888649558 Dec 31 12:56:14 PM PST 23 Dec 31 12:57:28 PM PST 23 23080266336 ps
T496 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.2626758140 Dec 31 12:56:11 PM PST 23 Dec 31 12:56:25 PM PST 23 2615202875 ps
T253 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.2983271207 Dec 31 12:56:52 PM PST 23 Dec 31 12:58:10 PM PST 23 25831381352 ps
T497 /workspace/coverage/default/36.sysrst_ctrl_stress_all.1556932553 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:39 PM PST 23 7094038813 ps
T137 /workspace/coverage/default/7.sysrst_ctrl_ultra_low_pwr.3816339261 Dec 31 12:55:57 PM PST 23 Dec 31 12:56:07 PM PST 23 8397188189 ps
T230 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.448678193 Dec 31 12:56:24 PM PST 23 Dec 31 12:56:36 PM PST 23 3210598275 ps
T85 /workspace/coverage/default/40.sysrst_ctrl_stress_all_with_rand_reset.3661983283 Dec 31 12:56:50 PM PST 23 Dec 31 12:58:36 PM PST 23 36726986881 ps
T233 /workspace/coverage/default/15.sysrst_ctrl_alert_test.2335136762 Dec 31 12:55:30 PM PST 23 Dec 31 12:55:36 PM PST 23 2022666260 ps
T138 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.3774891546 Dec 31 12:55:45 PM PST 23 Dec 31 12:56:17 PM PST 23 1976469772188 ps
T234 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.2923566557 Dec 31 12:55:53 PM PST 23 Dec 31 12:59:02 PM PST 23 133135652123 ps
T190 /workspace/coverage/default/31.sysrst_ctrl_edge_detect.3968372050 Dec 31 12:56:07 PM PST 23 Dec 31 12:56:28 PM PST 23 4205545895 ps
T235 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.2825101965 Dec 31 12:55:43 PM PST 23 Dec 31 12:55:52 PM PST 23 2492428083 ps
T236 /workspace/coverage/default/1.sysrst_ctrl_smoke.2544358329 Dec 31 12:55:32 PM PST 23 Dec 31 12:55:42 PM PST 23 2112135274 ps
T498 /workspace/coverage/default/23.sysrst_ctrl_stress_all_with_rand_reset.1338236188 Dec 31 12:56:34 PM PST 23 Dec 31 12:56:56 PM PST 23 14479600670 ps
T77 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.3365190779 Dec 31 12:56:05 PM PST 23 Dec 31 12:56:18 PM PST 23 2558058156 ps
T163 /workspace/coverage/default/12.sysrst_ctrl_ultra_low_pwr.2534504586 Dec 31 12:55:33 PM PST 23 Dec 31 12:55:38 PM PST 23 4792686745 ps
T164 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_with_pre_cond.401698242 Dec 31 12:56:11 PM PST 23 Dec 31 12:57:29 PM PST 23 27333533702 ps
T86 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.1249738228 Dec 31 12:56:21 PM PST 23 Dec 31 12:58:40 PM PST 23 157489851506 ps
T165 /workspace/coverage/default/20.sysrst_ctrl_stress_all.3352876606 Dec 31 12:55:35 PM PST 23 Dec 31 01:10:34 PM PST 23 554104118255 ps
T166 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.1102181081 Dec 31 12:55:46 PM PST 23 Dec 31 12:55:56 PM PST 23 3021040585 ps
T167 /workspace/coverage/default/37.sysrst_ctrl_smoke.2237259352 Dec 31 12:56:13 PM PST 23 Dec 31 12:56:21 PM PST 23 2129056419 ps
T168 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3775991690 Dec 31 12:55:47 PM PST 23 Dec 31 12:55:56 PM PST 23 2533090370 ps
T169 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.552379205 Dec 31 12:56:45 PM PST 23 Dec 31 12:57:13 PM PST 23 220150740529 ps
T170 /workspace/coverage/default/3.sysrst_ctrl_stress_all.1418519162 Dec 31 12:55:33 PM PST 23 Dec 31 12:56:42 PM PST 23 647686198144 ps
T204 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.1114777444 Dec 31 12:56:07 PM PST 23 Dec 31 12:56:18 PM PST 23 3622965468 ps
T205 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.1816791969 Dec 31 12:55:35 PM PST 23 Dec 31 12:55:43 PM PST 23 2099283214 ps
T206 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.3452513483 Dec 31 12:55:35 PM PST 23 Dec 31 12:55:41 PM PST 23 2272648284 ps
T499 /workspace/coverage/default/36.sysrst_ctrl_alert_test.2114464819 Dec 31 12:56:22 PM PST 23 Dec 31 12:56:33 PM PST 23 2031050148 ps
T500 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.2603928579 Dec 31 12:56:48 PM PST 23 Dec 31 12:57:12 PM PST 23 3262422260 ps
T501 /workspace/coverage/default/42.sysrst_ctrl_ec_pwr_on_rst.3664649627 Dec 31 12:56:22 PM PST 23 Dec 31 12:56:41 PM PST 23 3551583204 ps
T502 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.2145582958 Dec 31 12:56:10 PM PST 23 Dec 31 12:56:22 PM PST 23 2459850615 ps
T503 /workspace/coverage/default/30.sysrst_ctrl_smoke.1181571754 Dec 31 12:56:02 PM PST 23 Dec 31 12:56:09 PM PST 23 2114402838 ps
T331 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.365155688 Dec 31 12:56:43 PM PST 23 Dec 31 01:00:22 PM PST 23 71876238416 ps
T258 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.2822382409 Dec 31 12:55:58 PM PST 23 Dec 31 12:57:33 PM PST 23 75804673498 ps
T259 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.3343108057 Dec 31 12:56:46 PM PST 23 Dec 31 12:58:14 PM PST 23 28578036023 ps
T504 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.1362114499 Dec 31 12:55:50 PM PST 23 Dec 31 01:01:24 PM PST 23 130030854268 ps
T505 /workspace/coverage/default/5.sysrst_ctrl_stress_all.3193402164 Dec 31 12:55:57 PM PST 23 Dec 31 12:56:05 PM PST 23 8461458513 ps
T506 /workspace/coverage/default/79.sysrst_ctrl_combo_detect_with_pre_cond.2853183395 Dec 31 12:56:40 PM PST 23 Dec 31 12:58:09 PM PST 23 34055171302 ps
T507 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.416035323 Dec 31 12:56:27 PM PST 23 Dec 31 12:56:46 PM PST 23 2614462007 ps
T508 /workspace/coverage/default/32.sysrst_ctrl_alert_test.3153873552 Dec 31 12:56:07 PM PST 23 Dec 31 12:56:19 PM PST 23 2119815697 ps
T509 /workspace/coverage/default/41.sysrst_ctrl_stress_all.4198129828 Dec 31 12:56:29 PM PST 23 Dec 31 12:57:15 PM PST 23 14013462548 ps
T510 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.985306019 Dec 31 12:56:27 PM PST 23 Dec 31 12:56:45 PM PST 23 2611958039 ps
T511 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.2971523464 Dec 31 12:55:28 PM PST 23 Dec 31 12:55:39 PM PST 23 2611888184 ps
T106 /workspace/coverage/default/35.sysrst_ctrl_stress_all.586517479 Dec 31 12:56:33 PM PST 23 Dec 31 12:58:09 PM PST 23 134287853968 ps
T315 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.1728777995 Dec 31 12:56:47 PM PST 23 Dec 31 01:01:06 PM PST 23 94651050831 ps
T207 /workspace/coverage/default/24.sysrst_ctrl_edge_detect.3847295493 Dec 31 12:56:14 PM PST 23 Dec 31 12:56:24 PM PST 23 3998664035 ps
T255 /workspace/coverage/default/38.sysrst_ctrl_stress_all.4177017823 Dec 31 12:56:21 PM PST 23 Dec 31 12:57:04 PM PST 23 51926759879 ps
T512 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.335485509 Dec 31 12:55:47 PM PST 23 Dec 31 12:55:53 PM PST 23 2284525661 ps
T513 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.4021943663 Dec 31 12:56:05 PM PST 23 Dec 31 01:00:48 PM PST 23 210746287047 ps
T139 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.175270106 Dec 31 12:55:51 PM PST 23 Dec 31 12:57:48 PM PST 23 52857778835 ps
T514 /workspace/coverage/default/18.sysrst_ctrl_stress_all.740704769 Dec 31 12:56:00 PM PST 23 Dec 31 12:56:13 PM PST 23 9930638671 ps
T515 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.842291139 Dec 31 12:56:30 PM PST 23 Dec 31 12:57:11 PM PST 23 44332914595 ps
T516 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.2050702751 Dec 31 12:55:24 PM PST 23 Dec 31 12:55:31 PM PST 23 3667044941 ps
T314 /workspace/coverage/default/23.sysrst_ctrl_combo_detect.1312564665 Dec 31 12:56:02 PM PST 23 Dec 31 01:03:00 PM PST 23 190684651898 ps
T208 /workspace/coverage/default/48.sysrst_ctrl_edge_detect.2248804977 Dec 31 12:56:25 PM PST 23 Dec 31 12:56:37 PM PST 23 3171255413 ps
T517 /workspace/coverage/default/26.sysrst_ctrl_stress_all.2383173471 Dec 31 12:56:15 PM PST 23 Dec 31 12:56:53 PM PST 23 12086319291 ps
T518 /workspace/coverage/default/13.sysrst_ctrl_in_out_inverted.2015784783 Dec 31 12:55:22 PM PST 23 Dec 31 12:55:30 PM PST 23 2477493121 ps
T519 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.3104733469 Dec 31 12:55:52 PM PST 23 Dec 31 12:55:59 PM PST 23 2616766371 ps
T520 /workspace/coverage/default/44.sysrst_ctrl_ultra_low_pwr.4025012527 Dec 31 12:56:18 PM PST 23 Dec 31 12:56:30 PM PST 23 5571721640 ps
T132 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.2836742641 Dec 31 12:56:22 PM PST 23 Dec 31 12:59:02 PM PST 23 2873801508330 ps
T521 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.274514904 Dec 31 12:55:59 PM PST 23 Dec 31 12:56:06 PM PST 23 2018351409 ps
T522 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.2207042534 Dec 31 12:57:04 PM PST 23 Dec 31 12:58:09 PM PST 23 39023501405 ps
T359 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.2659790494 Dec 31 12:56:33 PM PST 23 Dec 31 12:56:57 PM PST 23 135663181704 ps
T523 /workspace/coverage/default/37.sysrst_ctrl_stress_all.3138299136 Dec 31 12:56:30 PM PST 23 Dec 31 12:56:45 PM PST 23 8793451367 ps
T524 /workspace/coverage/default/44.sysrst_ctrl_smoke.3006490737 Dec 31 12:56:16 PM PST 23 Dec 31 12:56:28 PM PST 23 2118733146 ps
T525 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.1483098899 Dec 31 12:56:33 PM PST 23 Dec 31 12:56:48 PM PST 23 3394901342 ps
T353 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.1232288939 Dec 31 12:56:46 PM PST 23 Dec 31 12:57:30 PM PST 23 64530586365 ps
T332 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.1901815592 Dec 31 12:56:28 PM PST 23 Dec 31 12:57:13 PM PST 23 110672112359 ps
T275 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.302203398 Dec 31 12:55:50 PM PST 23 Dec 31 12:57:37 PM PST 23 42013411803 ps
T341 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_with_pre_cond.4057181872 Dec 31 12:55:37 PM PST 23 Dec 31 12:57:16 PM PST 23 66497954608 ps
T526 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.1974255135 Dec 31 12:55:34 PM PST 23 Dec 31 12:55:40 PM PST 23 3036725273 ps
T527 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.170103721 Dec 31 12:56:22 PM PST 23 Dec 31 12:56:43 PM PST 23 3905341580 ps
T528 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.557912053 Dec 31 12:56:05 PM PST 23 Dec 31 12:56:19 PM PST 23 2611722023 ps
T529 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.981907805 Dec 31 12:55:36 PM PST 23 Dec 31 12:55:43 PM PST 23 2624916446 ps
T231 /workspace/coverage/default/4.sysrst_ctrl_stress_all.829322213 Dec 31 12:55:54 PM PST 23 Dec 31 12:56:05 PM PST 23 13143016028 ps
T256 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.852533307 Dec 31 12:56:36 PM PST 23 Dec 31 01:01:56 PM PST 23 123826302788 ps
T530 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.4036494458 Dec 31 12:56:03 PM PST 23 Dec 31 12:56:12 PM PST 23 2230511567 ps
T531 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.2229797657 Dec 31 12:55:33 PM PST 23 Dec 31 12:55:44 PM PST 23 3378918233 ps
T334 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.3133484053 Dec 31 12:56:08 PM PST 23 Dec 31 12:56:53 PM PST 23 101987395779 ps
T532 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.221033346 Dec 31 12:55:50 PM PST 23 Dec 31 12:55:57 PM PST 23 10716511989 ps
T533 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.3897204339 Dec 31 12:55:27 PM PST 23 Dec 31 12:56:01 PM PST 23 44196601151 ps
T534 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.2550612694 Dec 31 12:56:49 PM PST 23 Dec 31 12:57:07 PM PST 23 2475412491 ps
T191 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.4247708134 Dec 31 12:55:40 PM PST 23 Dec 31 12:55:44 PM PST 23 3856272851 ps
T535 /workspace/coverage/default/25.sysrst_ctrl_pin_access_test.1741798851 Dec 31 12:56:17 PM PST 23 Dec 31 12:56:29 PM PST 23 2137796700 ps
T324 /workspace/coverage/default/38.sysrst_ctrl_combo_detect.2190432975 Dec 31 12:56:24 PM PST 23 Dec 31 12:59:10 PM PST 23 115471777544 ps
T536 /workspace/coverage/default/42.sysrst_ctrl_alert_test.293614018 Dec 31 12:56:19 PM PST 23 Dec 31 12:56:30 PM PST 23 2032648368 ps
T257 /workspace/coverage/default/73.sysrst_ctrl_combo_detect_with_pre_cond.4117468681 Dec 31 12:56:31 PM PST 23 Dec 31 12:59:36 PM PST 23 62247783489 ps
T537 /workspace/coverage/default/33.sysrst_ctrl_pin_override_test.1905037191 Dec 31 12:56:36 PM PST 23 Dec 31 12:56:55 PM PST 23 2507575157 ps
T538 /workspace/coverage/default/47.sysrst_ctrl_smoke.1453715827 Dec 31 12:56:50 PM PST 23 Dec 31 12:57:10 PM PST 23 2114160563 ps
T539 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.2756552545 Dec 31 12:55:40 PM PST 23 Dec 31 12:55:45 PM PST 23 2625702903 ps
T540 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.1352166828 Dec 31 12:56:07 PM PST 23 Dec 31 12:56:19 PM PST 23 3575304090 ps
T541 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.210871348 Dec 31 12:56:20 PM PST 23 Dec 31 12:56:38 PM PST 23 3249623179 ps
T542 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.1735202327 Dec 31 12:56:35 PM PST 23 Dec 31 12:59:11 PM PST 23 109591011796 ps
T543 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.3575161224 Dec 31 12:56:10 PM PST 23 Dec 31 01:09:42 PM PST 23 313049212653 ps
T544 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.4280950635 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:38 PM PST 23 2613783854 ps
T355 /workspace/coverage/default/16.sysrst_ctrl_stress_all.1894801203 Dec 31 12:55:39 PM PST 23 Dec 31 12:55:53 PM PST 23 11858560509 ps
T238 /workspace/coverage/default/49.sysrst_ctrl_edge_detect.754609474 Dec 31 12:56:32 PM PST 23 Dec 31 12:56:55 PM PST 23 4964818159 ps
T545 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.238171120 Dec 31 12:56:01 PM PST 23 Dec 31 01:01:53 PM PST 23 144619468590 ps
T546 /workspace/coverage/default/14.sysrst_ctrl_pin_override_test.2212806873 Dec 31 12:55:59 PM PST 23 Dec 31 12:56:05 PM PST 23 2519690683 ps
T547 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.161308164 Dec 31 12:56:19 PM PST 23 Dec 31 12:56:32 PM PST 23 2628412101 ps
T348 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.2943460260 Dec 31 12:55:30 PM PST 23 Dec 31 01:02:38 PM PST 23 181077929562 ps
T548 /workspace/coverage/default/15.sysrst_ctrl_pin_override_test.2742876979 Dec 31 12:55:57 PM PST 23 Dec 31 12:56:01 PM PST 23 2530530712 ps
T549 /workspace/coverage/default/3.sysrst_ctrl_auto_blk_key_output.4079742404 Dec 31 12:55:35 PM PST 23 Dec 31 12:55:44 PM PST 23 2945287310 ps
T550 /workspace/coverage/default/35.sysrst_ctrl_combo_detect_with_pre_cond.92183713 Dec 31 12:56:30 PM PST 23 Dec 31 12:59:14 PM PST 23 59770697606 ps
T551 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.849829057 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:38 PM PST 23 6679070332 ps
T333 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.1534448340 Dec 31 12:56:32 PM PST 23 Dec 31 12:59:12 PM PST 23 62676337324 ps
T318 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.3333009983 Dec 31 12:56:22 PM PST 23 Dec 31 12:57:43 PM PST 23 102045111142 ps
T552 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.2559895308 Dec 31 12:56:22 PM PST 23 Dec 31 01:48:14 PM PST 23 1280116140192 ps
T553 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.425487666 Dec 31 12:56:10 PM PST 23 Dec 31 12:56:21 PM PST 23 3420620293 ps
T554 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.459511065 Dec 31 12:55:14 PM PST 23 Dec 31 12:55:26 PM PST 23 2995839581 ps
T555 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.4201258735 Dec 31 12:56:18 PM PST 23 Dec 31 12:56:33 PM PST 23 2106804897 ps
T192 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.125159704 Dec 31 12:56:09 PM PST 23 Dec 31 12:56:20 PM PST 23 4664951370 ps
T556 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.2308084768 Dec 31 12:56:39 PM PST 23 Dec 31 12:56:56 PM PST 23 2565280425 ps
T557 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.2850852748 Dec 31 12:55:24 PM PST 23 Dec 31 12:55:36 PM PST 23 2153122130 ps
T558 /workspace/coverage/default/42.sysrst_ctrl_in_out_inverted.2811089115 Dec 31 12:56:33 PM PST 23 Dec 31 12:56:54 PM PST 23 2456850742 ps
T559 /workspace/coverage/default/21.sysrst_ctrl_ultra_low_pwr.3261402669 Dec 31 12:55:45 PM PST 23 Dec 31 12:55:51 PM PST 23 9065119082 ps
T354 /workspace/coverage/default/33.sysrst_ctrl_stress_all_with_rand_reset.2840608875 Dec 31 12:56:31 PM PST 23 Dec 31 12:58:11 PM PST 23 68548340082 ps
T560 /workspace/coverage/default/11.sysrst_ctrl_smoke.3420158609 Dec 31 12:55:38 PM PST 23 Dec 31 12:55:48 PM PST 23 2110469106 ps
T561 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.3238278435 Dec 31 12:56:25 PM PST 23 Dec 31 12:56:37 PM PST 23 2530634814 ps
T562 /workspace/coverage/default/38.sysrst_ctrl_in_out_inverted.2964977938 Dec 31 12:56:27 PM PST 23 Dec 31 12:56:40 PM PST 23 2524977777 ps
T563 /workspace/coverage/default/43.sysrst_ctrl_flash_wr_prot_out.4045604444 Dec 31 12:56:47 PM PST 23 Dec 31 12:57:06 PM PST 23 2630784539 ps
T322 /workspace/coverage/default/21.sysrst_ctrl_combo_detect.1413075795 Dec 31 12:56:04 PM PST 23 Dec 31 12:57:37 PM PST 23 138913208929 ps
T564 /workspace/coverage/default/23.sysrst_ctrl_alert_test.541503395 Dec 31 12:55:33 PM PST 23 Dec 31 12:55:43 PM PST 23 2016120262 ps
T565 /workspace/coverage/default/3.sysrst_ctrl_smoke.2771069363 Dec 31 12:55:34 PM PST 23 Dec 31 12:55:40 PM PST 23 2138312967 ps
T566 /workspace/coverage/default/1.sysrst_ctrl_stress_all.511237201 Dec 31 12:55:11 PM PST 23 Dec 31 12:55:26 PM PST 23 11440737260 ps
T567 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.884505750 Dec 31 12:56:20 PM PST 23 Dec 31 12:56:32 PM PST 23 8768796914 ps
T568 /workspace/coverage/default/68.sysrst_ctrl_combo_detect_with_pre_cond.307752349 Dec 31 12:56:17 PM PST 23 Dec 31 01:00:46 PM PST 23 131020985579 ps
T569 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.3876924090 Dec 31 12:55:34 PM PST 23 Dec 31 12:59:59 PM PST 23 102502398313 ps
T570 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.97758245 Dec 31 12:56:03 PM PST 23 Dec 31 12:56:17 PM PST 23 2269580162 ps
T327 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.98066669 Dec 31 12:56:59 PM PST 23 Dec 31 01:04:50 PM PST 23 190349863894 ps
T571 /workspace/coverage/default/46.sysrst_ctrl_stress_all.3436203031 Dec 31 12:56:46 PM PST 23 Dec 31 12:57:19 PM PST 23 6767014744 ps
T572 /workspace/coverage/default/33.sysrst_ctrl_pin_access_test.1566300141 Dec 31 12:56:26 PM PST 23 Dec 31 12:56:40 PM PST 23 2130341754 ps
T573 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.1224608474 Dec 31 12:55:50 PM PST 23 Dec 31 12:55:55 PM PST 23 2619563811 ps
T574 /workspace/coverage/default/17.sysrst_ctrl_ec_pwr_on_rst.3579220112 Dec 31 12:56:13 PM PST 23 Dec 31 12:56:26 PM PST 23 3556217594 ps
T575 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.54988479 Dec 31 12:57:02 PM PST 23 Dec 31 12:57:29 PM PST 23 78877233293 ps
T576 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.2054777120 Dec 31 12:55:43 PM PST 23 Dec 31 12:55:49 PM PST 23 2477727415 ps
T183 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.1948010103 Dec 31 12:55:32 PM PST 23 Dec 31 12:55:37 PM PST 23 5590638515 ps
T78 /workspace/coverage/default/47.sysrst_ctrl_stress_all.1603510359 Dec 31 12:56:39 PM PST 23 Dec 31 12:57:22 PM PST 23 13198383834 ps
T114 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.3462784033 Dec 31 12:56:28 PM PST 23 Dec 31 12:56:43 PM PST 23 3496740247 ps
T115 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.128142787 Dec 31 12:56:31 PM PST 23 Dec 31 12:56:50 PM PST 23 2509228508 ps
T116 /workspace/coverage/default/8.sysrst_ctrl_alert_test.1005923194 Dec 31 12:56:10 PM PST 23 Dec 31 12:56:20 PM PST 23 2031059789 ps
T117 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.89260898 Dec 31 12:56:03 PM PST 23 Dec 31 12:56:08 PM PST 23 2537518655 ps
T118 /workspace/coverage/default/1.sysrst_ctrl_alert_test.3854443747 Dec 31 12:55:21 PM PST 23 Dec 31 12:55:31 PM PST 23 2013577292 ps
T119 /workspace/coverage/default/9.sysrst_ctrl_edge_detect.1058855124 Dec 31 12:56:20 PM PST 23 Dec 31 12:56:33 PM PST 23 3963082672 ps
T120 /workspace/coverage/default/16.sysrst_ctrl_ec_pwr_on_rst.758497660 Dec 31 12:55:49 PM PST 23 Dec 31 12:55:53 PM PST 23 3336338649 ps
T121 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.405028356 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:32 PM PST 23 2600138826 ps
T122 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.591104232 Dec 31 12:55:57 PM PST 23 Dec 31 12:56:05 PM PST 23 7119823496 ps
T577 /workspace/coverage/default/13.sysrst_ctrl_alert_test.2344338870 Dec 31 12:56:32 PM PST 23 Dec 31 12:56:47 PM PST 23 2018058462 ps
T578 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.3601780190 Dec 31 12:56:34 PM PST 23 Dec 31 12:56:49 PM PST 23 2619457677 ps
T248 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.3730281606 Dec 31 12:56:01 PM PST 23 Dec 31 12:59:01 PM PST 23 89598954853 ps
T579 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.3600592723 Dec 31 12:55:52 PM PST 23 Dec 31 12:55:57 PM PST 23 2627709991 ps
T580 /workspace/coverage/default/3.sysrst_ctrl_alert_test.2329227986 Dec 31 12:55:30 PM PST 23 Dec 31 12:55:36 PM PST 23 2032007070 ps
T79 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.2386491059 Dec 31 12:55:48 PM PST 23 Dec 31 12:56:35 PM PST 23 67669115654 ps
T581 /workspace/coverage/default/36.sysrst_ctrl_smoke.426376595 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:32 PM PST 23 2127941306 ps
T242 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.3209476176 Dec 31 12:56:38 PM PST 23 Dec 31 12:59:19 PM PST 23 57333910728 ps
T347 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.1825126174 Dec 31 12:55:49 PM PST 23 Dec 31 01:02:16 PM PST 23 140465081552 ps
T325 /workspace/coverage/default/49.sysrst_ctrl_combo_detect_with_pre_cond.581874394 Dec 31 12:56:28 PM PST 23 Dec 31 01:01:14 PM PST 23 183014301148 ps
T582 /workspace/coverage/default/10.sysrst_ctrl_smoke.66204393 Dec 31 12:55:25 PM PST 23 Dec 31 12:55:35 PM PST 23 2112565064 ps
T583 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.865145771 Dec 31 12:56:44 PM PST 23 Dec 31 12:57:03 PM PST 23 2090329440 ps
T584 /workspace/coverage/default/16.sysrst_ctrl_stress_all_with_rand_reset.2949877869 Dec 31 12:56:21 PM PST 23 Dec 31 12:57:00 PM PST 23 21370429705 ps
T329 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.1911861465 Dec 31 12:56:52 PM PST 23 Dec 31 12:57:42 PM PST 23 90321955308 ps
T107 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.2864579461 Dec 31 12:55:49 PM PST 23 Dec 31 12:56:37 PM PST 23 72611551108 ps
T585 /workspace/coverage/default/31.sysrst_ctrl_stress_all.1572988286 Dec 31 12:56:03 PM PST 23 Dec 31 12:56:17 PM PST 23 15771336885 ps
T586 /workspace/coverage/default/34.sysrst_ctrl_stress_all.3861482264 Dec 31 12:56:17 PM PST 23 Dec 31 12:56:57 PM PST 23 11648962380 ps
T108 /workspace/coverage/default/40.sysrst_ctrl_stress_all.2915565396 Dec 31 12:55:59 PM PST 23 Dec 31 12:56:52 PM PST 23 68469476070 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%