Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.54 98.85 96.33 100.00 96.79 98.22 99.53 93.02


Total test records in report: 908
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T261 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.3217628824 Dec 31 12:56:10 PM PST 23 Dec 31 12:58:05 PM PST 23 115759241372 ps
T587 /workspace/coverage/default/46.sysrst_ctrl_stress_all_with_rand_reset.3366422567 Dec 31 12:56:27 PM PST 23 Dec 31 12:57:57 PM PST 23 32661515395 ps
T588 /workspace/coverage/default/32.sysrst_ctrl_combo_detect_with_pre_cond.1181126813 Dec 31 12:56:09 PM PST 23 Dec 31 12:58:37 PM PST 23 53818840007 ps
T156 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.2229019622 Dec 31 12:55:47 PM PST 23 Dec 31 12:55:51 PM PST 23 3044543636 ps
T589 /workspace/coverage/default/8.sysrst_ctrl_ec_pwr_on_rst.949487322 Dec 31 12:56:27 PM PST 23 Dec 31 12:56:40 PM PST 23 3336707570 ps
T209 /workspace/coverage/default/29.sysrst_ctrl_stress_all.1201765201 Dec 31 12:56:49 PM PST 23 Dec 31 12:57:23 PM PST 23 7226365374 ps
T590 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.172367596 Dec 31 12:56:03 PM PST 23 Dec 31 12:56:15 PM PST 23 3648535040 ps
T591 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.1786292333 Dec 31 12:56:07 PM PST 23 Dec 31 12:56:21 PM PST 23 3403345700 ps
T171 /workspace/coverage/default/9.sysrst_ctrl_stress_all_with_rand_reset.257378820 Dec 31 12:56:31 PM PST 23 Dec 31 12:57:17 PM PST 23 60029421225 ps
T592 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.1732030744 Dec 31 12:55:48 PM PST 23 Dec 31 12:55:52 PM PST 23 2622712011 ps
T157 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.3975074769 Dec 31 12:56:11 PM PST 23 Dec 31 12:56:29 PM PST 23 5735292956 ps
T193 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.201899076 Dec 31 12:56:05 PM PST 23 Dec 31 12:57:19 PM PST 23 887911205550 ps
T237 /workspace/coverage/default/11.sysrst_ctrl_stress_all.3535477118 Dec 31 12:56:26 PM PST 23 Dec 31 12:56:52 PM PST 23 8113337865 ps
T343 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.881629403 Dec 31 12:55:26 PM PST 23 Dec 31 12:59:42 PM PST 23 101861226403 ps
T593 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.534308681 Dec 31 12:55:54 PM PST 23 Dec 31 12:55:59 PM PST 23 3945459811 ps
T223 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.38261922 Dec 31 12:56:39 PM PST 23 Dec 31 12:57:02 PM PST 23 3239239076 ps
T594 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.3185936299 Dec 31 12:56:43 PM PST 23 Dec 31 12:57:00 PM PST 23 8479640798 ps
T323 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.738380993 Dec 31 12:56:06 PM PST 23 Dec 31 12:57:24 PM PST 23 53404728845 ps
T262 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.792282994 Dec 31 12:55:16 PM PST 23 Dec 31 12:55:58 PM PST 23 44086085772 ps
T595 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.1893979680 Dec 31 12:55:46 PM PST 23 Dec 31 12:55:53 PM PST 23 2469531263 ps
T596 /workspace/coverage/default/33.sysrst_ctrl_stress_all.791284604 Dec 31 12:56:36 PM PST 23 Dec 31 12:57:06 PM PST 23 15457078731 ps
T83 /workspace/coverage/default/9.sysrst_ctrl_ultra_low_pwr.1524673682 Dec 31 12:56:23 PM PST 23 Dec 31 12:56:35 PM PST 23 10361363945 ps
T597 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.39168432 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:39 PM PST 23 3143283433 ps
T598 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.2486981960 Dec 31 12:55:28 PM PST 23 Dec 31 12:55:35 PM PST 23 2625402148 ps
T599 /workspace/coverage/default/95.sysrst_ctrl_combo_detect_with_pre_cond.1074739008 Dec 31 12:56:55 PM PST 23 Dec 31 01:00:23 PM PST 23 75033340531 ps
T600 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.2509801353 Dec 31 12:56:09 PM PST 23 Dec 31 12:56:20 PM PST 23 2633003701 ps
T601 /workspace/coverage/default/31.sysrst_ctrl_smoke.95069261 Dec 31 12:56:05 PM PST 23 Dec 31 12:56:16 PM PST 23 2116662867 ps
T602 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.21252104 Dec 31 12:56:31 PM PST 23 Dec 31 12:56:47 PM PST 23 2620164762 ps
T194 /workspace/coverage/default/11.sysrst_ctrl_edge_detect.3515608747 Dec 31 12:55:39 PM PST 23 Dec 31 12:55:45 PM PST 23 3640335521 ps
T195 /workspace/coverage/default/26.sysrst_ctrl_alert_test.2514600929 Dec 31 12:56:16 PM PST 23 Dec 31 12:56:27 PM PST 23 2105210048 ps
T196 /workspace/coverage/default/43.sysrst_ctrl_smoke.941274460 Dec 31 12:56:08 PM PST 23 Dec 31 12:56:21 PM PST 23 2118362820 ps
T197 /workspace/coverage/default/47.sysrst_ctrl_alert_test.1781843806 Dec 31 12:56:33 PM PST 23 Dec 31 12:56:46 PM PST 23 2084862281 ps
T198 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.1577951250 Dec 31 12:56:17 PM PST 23 Dec 31 12:56:34 PM PST 23 2222587046 ps
T199 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.1815635790 Dec 31 12:55:40 PM PST 23 Dec 31 12:55:45 PM PST 23 2454962805 ps
T200 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.2664974270 Dec 31 12:56:44 PM PST 23 Dec 31 12:57:01 PM PST 23 2625443375 ps
T201 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.1984813359 Dec 31 12:55:10 PM PST 23 Dec 31 12:57:13 PM PST 23 42015232469 ps
T202 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.3997466926 Dec 31 12:56:26 PM PST 23 Dec 31 01:02:53 PM PST 23 144479410662 ps
T203 /workspace/coverage/default/25.sysrst_ctrl_stress_all.3892654419 Dec 31 12:56:30 PM PST 23 Dec 31 12:56:45 PM PST 23 9463088112 ps
T603 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.3144987374 Dec 31 12:55:29 PM PST 23 Dec 31 12:55:34 PM PST 23 2235468189 ps
T604 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.4245116331 Dec 31 12:55:18 PM PST 23 Dec 31 12:55:30 PM PST 23 2479564444 ps
T224 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.1539364460 Dec 31 12:55:57 PM PST 23 Dec 31 12:56:02 PM PST 23 4507697157 ps
T605 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.1357584134 Dec 31 12:55:57 PM PST 23 Dec 31 12:56:01 PM PST 23 2195772574 ps
T606 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.745069715 Dec 31 12:55:45 PM PST 23 Dec 31 12:55:49 PM PST 23 2467283906 ps
T607 /workspace/coverage/default/4.sysrst_ctrl_pin_override_test.303515690 Dec 31 12:55:46 PM PST 23 Dec 31 12:55:53 PM PST 23 2512590654 ps
T608 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.1306228242 Dec 31 12:56:17 PM PST 23 Dec 31 12:56:32 PM PST 23 2465120059 ps
T609 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.1882477980 Dec 31 12:56:49 PM PST 23 Dec 31 12:57:12 PM PST 23 5496039012 ps
T610 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.1150114572 Dec 31 12:56:20 PM PST 23 Dec 31 12:56:34 PM PST 23 2173608271 ps
T611 /workspace/coverage/default/32.sysrst_ctrl_smoke.1885665999 Dec 31 12:55:57 PM PST 23 Dec 31 12:56:00 PM PST 23 2131400845 ps
T349 /workspace/coverage/default/41.sysrst_ctrl_combo_detect.3316650994 Dec 31 12:56:26 PM PST 23 Dec 31 01:03:38 PM PST 23 189069535633 ps
T612 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.399070144 Dec 31 12:56:41 PM PST 23 Dec 31 12:57:03 PM PST 23 2513723072 ps
T613 /workspace/coverage/default/9.sysrst_ctrl_smoke.2517240579 Dec 31 12:56:02 PM PST 23 Dec 31 12:56:10 PM PST 23 2110745862 ps
T614 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.3732954520 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:37 PM PST 23 2613745379 ps
T615 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.3018979100 Dec 31 12:56:50 PM PST 23 Dec 31 12:57:12 PM PST 23 2513594085 ps
T616 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.2602846722 Dec 31 12:55:51 PM PST 23 Dec 31 12:55:54 PM PST 23 3751749241 ps
T617 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.494791680 Dec 31 12:56:26 PM PST 23 Dec 31 12:58:34 PM PST 23 83694781833 ps
T618 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.1319321007 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:33 PM PST 23 2527864140 ps
T619 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.1236197752 Dec 31 12:56:17 PM PST 23 Dec 31 12:56:37 PM PST 23 3512609652 ps
T620 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.3266821437 Dec 31 12:55:23 PM PST 23 Dec 31 12:57:45 PM PST 23 199985594963 ps
T621 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.293507504 Dec 31 12:56:06 PM PST 23 Dec 31 12:56:19 PM PST 23 2883635140 ps
T622 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.2703195872 Dec 31 12:56:30 PM PST 23 Dec 31 12:56:50 PM PST 23 2612273192 ps
T623 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.1846444630 Dec 31 12:55:53 PM PST 23 Dec 31 12:55:57 PM PST 23 3582984210 ps
T624 /workspace/coverage/default/16.sysrst_ctrl_smoke.512614419 Dec 31 12:55:46 PM PST 23 Dec 31 12:55:53 PM PST 23 2108786465 ps
T158 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.3526805746 Dec 31 12:55:36 PM PST 23 Dec 31 12:57:01 PM PST 23 126377032035 ps
T625 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.2788626345 Dec 31 12:55:04 PM PST 23 Dec 31 12:55:11 PM PST 23 2570474073 ps
T210 /workspace/coverage/default/28.sysrst_ctrl_stress_all.614268877 Dec 31 12:56:47 PM PST 23 Dec 31 12:57:38 PM PST 23 14969796606 ps
T626 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.2484354820 Dec 31 12:55:50 PM PST 23 Dec 31 12:58:24 PM PST 23 64035803700 ps
T627 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.4229409380 Dec 31 12:55:33 PM PST 23 Dec 31 12:56:11 PM PST 23 58797146329 ps
T263 /workspace/coverage/default/8.sysrst_ctrl_stress_all.1647291859 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:53 PM PST 23 34676960108 ps
T628 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.1745101983 Dec 31 12:56:32 PM PST 23 Dec 31 12:56:46 PM PST 23 3588414050 ps
T629 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.371997096 Dec 31 12:55:50 PM PST 23 Dec 31 12:55:53 PM PST 23 2711574549 ps
T630 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.3347731535 Dec 31 12:56:07 PM PST 23 Dec 31 12:56:25 PM PST 23 2464394533 ps
T631 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.229446809 Dec 31 12:55:52 PM PST 23 Dec 31 12:56:51 PM PST 23 128286808560 ps
T632 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.3915706079 Dec 31 12:56:26 PM PST 23 Dec 31 12:56:38 PM PST 23 2535213599 ps
T633 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.176966428 Dec 31 12:56:15 PM PST 23 Dec 31 12:56:34 PM PST 23 2514654600 ps
T634 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.2076972679 Dec 31 12:55:58 PM PST 23 Dec 31 12:56:05 PM PST 23 2015149294 ps
T635 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.3912419475 Dec 31 12:55:48 PM PST 23 Dec 31 12:56:58 PM PST 23 26582317687 ps
T636 /workspace/coverage/default/17.sysrst_ctrl_smoke.4284889794 Dec 31 12:55:36 PM PST 23 Dec 31 12:55:41 PM PST 23 2229677134 ps
T637 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.1165640029 Dec 31 12:56:17 PM PST 23 Dec 31 12:57:36 PM PST 23 27957061531 ps
T638 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.3193426925 Dec 31 12:56:00 PM PST 23 Dec 31 12:56:11 PM PST 23 2130372114 ps
T639 /workspace/coverage/default/9.sysrst_ctrl_stress_all.2217401408 Dec 31 12:55:59 PM PST 23 Dec 31 12:56:38 PM PST 23 19631742177 ps
T84 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.958696660 Dec 31 12:55:43 PM PST 23 Dec 31 12:55:55 PM PST 23 8414728565 ps
T640 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.2525880452 Dec 31 12:56:59 PM PST 23 Dec 31 12:59:22 PM PST 23 49652486483 ps
T641 /workspace/coverage/default/19.sysrst_ctrl_in_out_inverted.3659241733 Dec 31 12:55:15 PM PST 23 Dec 31 12:55:23 PM PST 23 2532488169 ps
T642 /workspace/coverage/default/14.sysrst_ctrl_smoke.2390850106 Dec 31 12:56:04 PM PST 23 Dec 31 12:56:18 PM PST 23 2111727078 ps
T345 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.2481937010 Dec 31 12:56:22 PM PST 23 Dec 31 12:57:51 PM PST 23 132003644695 ps
T643 /workspace/coverage/default/16.sysrst_ctrl_combo_detect.3966122895 Dec 31 12:56:15 PM PST 23 Dec 31 01:02:53 PM PST 23 148330165971 ps
T644 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.1766130164 Dec 31 12:56:06 PM PST 23 Dec 31 12:56:22 PM PST 23 2615259045 ps
T645 /workspace/coverage/default/46.sysrst_ctrl_alert_test.1032636111 Dec 31 12:56:55 PM PST 23 Dec 31 12:57:11 PM PST 23 2046109495 ps
T646 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.4157103612 Dec 31 12:56:07 PM PST 23 Dec 31 12:56:22 PM PST 23 2513512525 ps
T326 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.3416941541 Dec 31 12:56:48 PM PST 23 Dec 31 12:58:30 PM PST 23 32813940399 ps
T335 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.2343694612 Dec 31 12:56:36 PM PST 23 Dec 31 12:58:38 PM PST 23 46495295964 ps
T647 /workspace/coverage/default/21.sysrst_ctrl_alert_test.2512833711 Dec 31 12:55:51 PM PST 23 Dec 31 12:55:54 PM PST 23 2022018622 ps
T648 /workspace/coverage/default/13.sysrst_ctrl_smoke.190978340 Dec 31 12:55:38 PM PST 23 Dec 31 12:55:48 PM PST 23 2110693279 ps
T649 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.3833929692 Dec 31 12:56:29 PM PST 23 Dec 31 12:56:51 PM PST 23 29366197910 ps
T650 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.3660158016 Dec 31 12:56:22 PM PST 23 Dec 31 12:56:37 PM PST 23 2039988013 ps
T159 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.4192516628 Dec 31 12:56:06 PM PST 23 Dec 31 12:59:23 PM PST 23 79144576595 ps
T174 /workspace/coverage/default/32.sysrst_ctrl_stress_all.3873337150 Dec 31 12:56:18 PM PST 23 Dec 31 01:01:43 PM PST 23 137566037094 ps
T175 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.4049415119 Dec 31 12:56:32 PM PST 23 Dec 31 12:56:50 PM PST 23 4481477697 ps
T176 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.3263535987 Dec 31 12:56:24 PM PST 23 Dec 31 12:56:36 PM PST 23 2535713356 ps
T177 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.4011468339 Dec 31 12:56:40 PM PST 23 Dec 31 12:57:02 PM PST 23 2495492641 ps
T178 /workspace/coverage/default/49.sysrst_ctrl_smoke.4142825109 Dec 31 12:56:47 PM PST 23 Dec 31 12:57:02 PM PST 23 2208042865 ps
T179 /workspace/coverage/default/18.sysrst_ctrl_stress_all_with_rand_reset.1303985792 Dec 31 12:55:40 PM PST 23 Dec 31 12:57:20 PM PST 23 78551990426 ps
T180 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.442202784 Dec 31 12:56:47 PM PST 23 Dec 31 12:57:54 PM PST 23 82748229451 ps
T181 /workspace/coverage/default/7.sysrst_ctrl_combo_detect_with_pre_cond.2008466501 Dec 31 12:55:39 PM PST 23 Dec 31 12:56:07 PM PST 23 86771606319 ps
T182 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.3875102622 Dec 31 12:56:09 PM PST 23 Dec 31 12:56:24 PM PST 23 3612042624 ps
T651 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.1462922231 Dec 31 12:56:04 PM PST 23 Dec 31 12:56:14 PM PST 23 3513803167 ps
T652 /workspace/coverage/default/17.sysrst_ctrl_alert_test.1696842593 Dec 31 12:55:45 PM PST 23 Dec 31 12:55:52 PM PST 23 2011340053 ps
T653 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.3154041951 Dec 31 12:56:11 PM PST 23 Dec 31 12:56:21 PM PST 23 2627866999 ps
T654 /workspace/coverage/default/8.sysrst_ctrl_smoke.1916666042 Dec 31 12:56:03 PM PST 23 Dec 31 12:56:12 PM PST 23 2112611175 ps
T336 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.4049892384 Dec 31 12:55:42 PM PST 23 Dec 31 12:57:19 PM PST 23 149319629220 ps
T338 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.2816597406 Dec 31 12:56:30 PM PST 23 Dec 31 12:57:44 PM PST 23 25343371449 ps
T655 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3892184991 Dec 31 12:56:04 PM PST 23 Dec 31 12:56:08 PM PST 23 2330082694 ps
T656 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.587285530 Dec 31 12:56:23 PM PST 23 Dec 31 12:56:36 PM PST 23 3469930147 ps
T337 /workspace/coverage/default/70.sysrst_ctrl_combo_detect_with_pre_cond.2391828795 Dec 31 12:56:37 PM PST 23 Dec 31 01:00:37 PM PST 23 91955717227 ps
T346 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.4271365678 Dec 31 12:56:22 PM PST 23 Dec 31 12:57:10 PM PST 23 62737763276 ps
T657 /workspace/coverage/default/34.sysrst_ctrl_smoke.2896332169 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:33 PM PST 23 2124256085 ps
T658 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.2917000626 Dec 31 12:56:02 PM PST 23 Dec 31 12:56:06 PM PST 23 4761543357 ps
T659 /workspace/coverage/default/24.sysrst_ctrl_alert_test.3068557939 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:32 PM PST 23 2036290158 ps
T660 /workspace/coverage/default/44.sysrst_ctrl_pin_access_test.1163644471 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:32 PM PST 23 2079092493 ps
T661 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.4251810580 Dec 31 12:56:29 PM PST 23 Dec 31 12:56:45 PM PST 23 2517078369 ps
T662 /workspace/coverage/default/24.sysrst_ctrl_stress_all.3367006071 Dec 31 12:56:18 PM PST 23 Dec 31 12:57:05 PM PST 23 13825953270 ps
T663 /workspace/coverage/default/12.sysrst_ctrl_alert_test.1018601184 Dec 31 12:56:01 PM PST 23 Dec 31 12:56:05 PM PST 23 2019752959 ps
T664 /workspace/coverage/default/20.sysrst_ctrl_ultra_low_pwr.3709847956 Dec 31 12:56:16 PM PST 23 Dec 31 12:56:35 PM PST 23 8992679970 ps
T665 /workspace/coverage/default/40.sysrst_ctrl_alert_test.443385062 Dec 31 12:56:29 PM PST 23 Dec 31 12:56:47 PM PST 23 2012882374 ps
T666 /workspace/coverage/default/28.sysrst_ctrl_ultra_low_pwr.2937906649 Dec 31 12:56:29 PM PST 23 Dec 31 12:56:45 PM PST 23 4414260169 ps
T667 /workspace/coverage/default/28.sysrst_ctrl_smoke.428528365 Dec 31 12:56:13 PM PST 23 Dec 31 12:56:28 PM PST 23 2135330730 ps
T319 /workspace/coverage/default/5.sysrst_ctrl_combo_detect.2164650387 Dec 31 12:56:10 PM PST 23 Dec 31 12:58:02 PM PST 23 79741239547 ps
T668 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.2842040512 Dec 31 12:55:26 PM PST 23 Dec 31 12:55:31 PM PST 23 2536685004 ps
T74 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.1329196341 Dec 31 12:55:05 PM PST 23 Dec 31 12:56:39 PM PST 23 34261988030 ps
T669 /workspace/coverage/default/23.sysrst_ctrl_stress_all.3683829237 Dec 31 12:55:57 PM PST 23 Dec 31 12:58:12 PM PST 23 99793183638 ps
T670 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.3570181845 Dec 31 12:56:38 PM PST 23 Dec 31 12:56:56 PM PST 23 3583469355 ps
T671 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1399204019 Dec 31 12:55:21 PM PST 23 Dec 31 12:55:33 PM PST 23 2342856293 ps
T672 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.2824850131 Dec 31 12:56:19 PM PST 23 Dec 31 12:56:32 PM PST 23 2087785147 ps
T673 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.2550004601 Dec 31 12:55:56 PM PST 23 Dec 31 12:56:00 PM PST 23 3235134625 ps
T674 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.3078170557 Dec 31 12:56:25 PM PST 23 Dec 31 12:58:34 PM PST 23 89893435294 ps
T675 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.3064169901 Dec 31 12:56:45 PM PST 23 Dec 31 12:57:06 PM PST 23 5147184135 ps
T676 /workspace/coverage/default/7.sysrst_ctrl_smoke.2364000805 Dec 31 12:55:30 PM PST 23 Dec 31 12:55:35 PM PST 23 2123018430 ps
T677 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.3165308422 Dec 31 12:56:20 PM PST 23 Dec 31 12:56:32 PM PST 23 2259386199 ps
T678 /workspace/coverage/default/37.sysrst_ctrl_alert_test.2903007073 Dec 31 12:56:07 PM PST 23 Dec 31 12:56:20 PM PST 23 2023944253 ps
T679 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.2331656671 Dec 31 12:56:09 PM PST 23 Dec 31 12:56:20 PM PST 23 2068686327 ps
T160 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.2374670006 Dec 31 12:56:03 PM PST 23 Dec 31 12:56:10 PM PST 23 3931589852 ps
T680 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.3410779608 Dec 31 12:56:36 PM PST 23 Dec 31 12:56:49 PM PST 23 3591739269 ps
T681 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.4128427153 Dec 31 12:55:33 PM PST 23 Dec 31 12:55:43 PM PST 23 3286981974 ps
T682 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.1033939413 Dec 31 12:56:37 PM PST 23 Dec 31 12:57:00 PM PST 23 3640763885 ps
T683 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.1548702096 Dec 31 12:56:06 PM PST 23 Dec 31 12:56:21 PM PST 23 2613863340 ps
T684 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.3184481731 Dec 31 12:56:18 PM PST 23 Dec 31 12:56:35 PM PST 23 3848293691 ps
T264 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.3985746216 Dec 31 12:55:50 PM PST 23 Dec 31 12:57:25 PM PST 23 78255597460 ps
T685 /workspace/coverage/default/34.sysrst_ctrl_alert_test.75861802 Dec 31 12:56:28 PM PST 23 Dec 31 12:56:41 PM PST 23 2031612769 ps
T686 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.51293841 Dec 31 12:56:30 PM PST 23 Dec 31 12:58:18 PM PST 23 132385231486 ps
T687 /workspace/coverage/default/0.sysrst_ctrl_smoke.351442261 Dec 31 12:55:47 PM PST 23 Dec 31 12:55:54 PM PST 23 2110411274 ps
T688 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.1573393159 Dec 31 12:55:59 PM PST 23 Dec 31 12:56:03 PM PST 23 3300403007 ps
T689 /workspace/coverage/default/6.sysrst_ctrl_smoke.3808836274 Dec 31 12:56:25 PM PST 23 Dec 31 12:56:42 PM PST 23 2112901841 ps
T690 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.845894264 Dec 31 12:55:17 PM PST 23 Dec 31 12:55:27 PM PST 23 2523015995 ps
T149 /workspace/coverage/default/12.sysrst_ctrl_stress_all_with_rand_reset.1951323692 Dec 31 12:55:43 PM PST 23 Dec 31 12:57:49 PM PST 23 1324029773223 ps
T691 /workspace/coverage/default/20.sysrst_ctrl_smoke.1257396268 Dec 31 12:55:34 PM PST 23 Dec 31 12:55:40 PM PST 23 2123235958 ps
T692 /workspace/coverage/default/4.sysrst_ctrl_alert_test.3143211860 Dec 31 12:55:59 PM PST 23 Dec 31 12:56:06 PM PST 23 2012693921 ps
T693 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.3653634697 Dec 31 12:56:41 PM PST 23 Dec 31 12:58:36 PM PST 23 38462358774 ps
T694 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.498898169 Dec 31 12:55:48 PM PST 23 Dec 31 12:55:51 PM PST 23 2070703800 ps
T695 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.639439947 Dec 31 12:55:38 PM PST 23 Dec 31 12:55:45 PM PST 23 2619135095 ps
T696 /workspace/coverage/default/46.sysrst_ctrl_in_out_inverted.1829490512 Dec 31 12:56:27 PM PST 23 Dec 31 12:56:41 PM PST 23 2476984203 ps
T697 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.1712191975 Dec 31 12:55:44 PM PST 23 Dec 31 12:55:47 PM PST 23 3567041372 ps
T698 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.927640659 Dec 31 12:55:35 PM PST 23 Dec 31 12:55:42 PM PST 23 2241664943 ps
T699 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.134819627 Dec 31 12:56:38 PM PST 23 Dec 31 12:57:03 PM PST 23 3473443302 ps
T700 /workspace/coverage/default/40.sysrst_ctrl_flash_wr_prot_out.1503429520 Dec 31 12:56:30 PM PST 23 Dec 31 12:56:49 PM PST 23 2612048662 ps
T701 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.2543697528 Dec 31 12:55:36 PM PST 23 Dec 31 12:55:42 PM PST 23 2049456658 ps
T283 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.2883192827 Dec 31 12:55:56 PM PST 23 Dec 31 12:56:59 PM PST 23 22010026313 ps
T702 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.3736575597 Dec 31 12:55:27 PM PST 23 Dec 31 12:55:36 PM PST 23 2071174802 ps
T703 /workspace/coverage/default/25.sysrst_ctrl_ultra_low_pwr.3618695694 Dec 31 12:55:59 PM PST 23 Dec 31 12:56:40 PM PST 23 1350490726048 ps
T704 /workspace/coverage/default/30.sysrst_ctrl_ec_pwr_on_rst.1458920506 Dec 31 12:55:51 PM PST 23 Dec 31 12:55:56 PM PST 23 3648481454 ps
T705 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.3766494991 Dec 31 12:55:20 PM PST 23 Dec 31 12:55:29 PM PST 23 2234182783 ps
T706 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.3566735990 Dec 31 12:55:51 PM PST 23 Dec 31 12:55:56 PM PST 23 2516489570 ps
T707 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2537975233 Dec 31 12:55:28 PM PST 23 Dec 31 12:55:39 PM PST 23 2541424636 ps
T708 /workspace/coverage/default/6.sysrst_ctrl_alert_test.372999043 Dec 31 12:55:33 PM PST 23 Dec 31 12:55:42 PM PST 23 2009536944 ps
T709 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.392445460 Dec 31 12:55:32 PM PST 23 Dec 31 12:55:38 PM PST 23 2531305479 ps
T710 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.618488020 Dec 31 12:55:12 PM PST 23 Dec 31 12:55:26 PM PST 23 37088620645 ps
T711 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.3813577489 Dec 31 12:56:29 PM PST 23 Dec 31 12:56:49 PM PST 23 2513181924 ps
T712 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.2152311604 Dec 31 12:55:35 PM PST 23 Dec 31 12:55:53 PM PST 23 5087463610 ps
T713 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.1006542257 Dec 31 12:56:20 PM PST 23 Dec 31 12:56:33 PM PST 23 2485741036 ps
T714 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.1615512437 Dec 31 12:56:13 PM PST 23 Dec 31 12:56:31 PM PST 23 3532172342 ps
T715 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.3928139426 Dec 31 12:56:37 PM PST 23 Dec 31 12:56:55 PM PST 23 2451370167 ps
T716 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.1286189870 Dec 31 12:56:14 PM PST 23 Dec 31 01:00:25 PM PST 23 133590102655 ps
T249 /workspace/coverage/default/30.sysrst_ctrl_stress_all_with_rand_reset.1579105611 Dec 31 12:55:54 PM PST 23 Dec 31 12:56:08 PM PST 23 62124996202 ps
T109 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.1978263056 Dec 31 12:56:31 PM PST 23 Dec 31 12:56:47 PM PST 23 3184501614 ps
T339 /workspace/coverage/default/27.sysrst_ctrl_combo_detect_with_pre_cond.3415528568 Dec 31 12:56:07 PM PST 23 Dec 31 12:56:44 PM PST 23 67044803897 ps
T717 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.1651554404 Dec 31 12:55:32 PM PST 23 Dec 31 12:55:39 PM PST 23 2465864437 ps
T718 /workspace/coverage/default/33.sysrst_ctrl_ec_pwr_on_rst.2245899621 Dec 31 12:55:55 PM PST 23 Dec 31 12:56:00 PM PST 23 3964395613 ps
T133 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.3109405021 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:43 PM PST 23 74375884968 ps
T719 /workspace/coverage/default/16.sysrst_ctrl_alert_test.2772339324 Dec 31 12:56:04 PM PST 23 Dec 31 12:56:15 PM PST 23 2023644092 ps
T720 /workspace/coverage/default/26.sysrst_ctrl_pin_override_test.724678225 Dec 31 12:56:02 PM PST 23 Dec 31 12:56:08 PM PST 23 2517417167 ps
T721 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.1069058488 Dec 31 12:56:06 PM PST 23 Dec 31 12:56:28 PM PST 23 5322293681 ps
T722 /workspace/coverage/default/27.sysrst_ctrl_stress_all.1550137630 Dec 31 12:56:27 PM PST 23 Dec 31 12:57:09 PM PST 23 11435004267 ps
T723 /workspace/coverage/default/30.sysrst_ctrl_alert_test.2020450511 Dec 31 12:56:09 PM PST 23 Dec 31 12:56:22 PM PST 23 2015922504 ps
T724 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.1652784543 Dec 31 12:56:14 PM PST 23 Dec 31 12:56:27 PM PST 23 2521047990 ps
T725 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.363069565 Dec 31 12:55:20 PM PST 23 Dec 31 12:55:32 PM PST 23 2511569350 ps
T726 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.2559557248 Dec 31 12:55:26 PM PST 23 Dec 31 12:55:35 PM PST 23 2153159074 ps
T220 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.1742167017 Dec 31 12:56:02 PM PST 23 Dec 31 12:56:26 PM PST 23 3156318820 ps
T727 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.2186468378 Dec 31 12:56:05 PM PST 23 Dec 31 12:56:16 PM PST 23 2158065282 ps
T728 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.2246071310 Dec 31 12:55:58 PM PST 23 Dec 31 12:56:06 PM PST 23 2464965102 ps
T729 /workspace/coverage/default/46.sysrst_ctrl_pin_override_test.662313836 Dec 31 12:56:39 PM PST 23 Dec 31 12:57:05 PM PST 23 2511788950 ps
T730 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.1995054697 Dec 31 12:56:24 PM PST 23 Dec 31 12:56:40 PM PST 23 2610070617 ps
T731 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.4282627540 Dec 31 12:56:17 PM PST 23 Dec 31 12:56:35 PM PST 23 3369774695 ps
T732 /workspace/coverage/default/38.sysrst_ctrl_ultra_low_pwr.1215468732 Dec 31 12:56:32 PM PST 23 Dec 31 01:03:03 PM PST 23 4181452089293 ps
T733 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.1217030810 Dec 31 12:56:07 PM PST 23 Dec 31 12:56:20 PM PST 23 2637943055 ps
T734 /workspace/coverage/default/2.sysrst_ctrl_stress_all.576036144 Dec 31 12:55:52 PM PST 23 Dec 31 12:56:58 PM PST 23 164047453503 ps
T735 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.3237160462 Dec 31 12:55:23 PM PST 23 Dec 31 12:55:33 PM PST 23 3325563215 ps
T75 /workspace/coverage/default/0.sysrst_ctrl_feature_disable.1427864591 Dec 31 12:55:30 PM PST 23 Dec 31 12:56:01 PM PST 23 39538624340 ps
T736 /workspace/coverage/default/26.sysrst_ctrl_smoke.426759672 Dec 31 12:56:06 PM PST 23 Dec 31 12:56:16 PM PST 23 2169971592 ps
T211 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.127342701 Dec 31 12:56:05 PM PST 23 Dec 31 12:58:19 PM PST 23 1081094874103 ps
T737 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.956237144 Dec 31 12:55:22 PM PST 23 Dec 31 12:55:46 PM PST 23 26611274558 ps
T738 /workspace/coverage/default/15.sysrst_ctrl_in_out_inverted.908329574 Dec 31 12:55:37 PM PST 23 Dec 31 12:55:46 PM PST 23 2475224022 ps
T739 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.562500731 Dec 31 12:56:22 PM PST 23 Dec 31 12:56:39 PM PST 23 3205969845 ps
T740 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.3882571243 Dec 31 12:55:49 PM PST 23 Dec 31 12:55:54 PM PST 23 2620700804 ps
T741 /workspace/coverage/default/48.sysrst_ctrl_ultra_low_pwr.710872598 Dec 31 12:56:19 PM PST 23 Dec 31 12:56:31 PM PST 23 76473488838 ps
T742 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.3362000825 Dec 31 12:56:18 PM PST 23 Dec 31 12:56:30 PM PST 23 2533196266 ps
T161 /workspace/coverage/default/45.sysrst_ctrl_stress_all.2699773600 Dec 31 12:56:24 PM PST 23 Dec 31 12:56:50 PM PST 23 14730165107 ps
T76 /workspace/coverage/default/92.sysrst_ctrl_combo_detect_with_pre_cond.3080695469 Dec 31 12:56:47 PM PST 23 Dec 31 01:00:44 PM PST 23 88180167695 ps
T743 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.3986927949 Dec 31 12:55:37 PM PST 23 Dec 31 12:55:44 PM PST 23 2631803489 ps
T744 /workspace/coverage/default/17.sysrst_ctrl_in_out_inverted.2898616535 Dec 31 12:55:55 PM PST 23 Dec 31 12:55:59 PM PST 23 2488813549 ps
T745 /workspace/coverage/default/14.sysrst_ctrl_alert_test.3886142280 Dec 31 12:55:37 PM PST 23 Dec 31 12:55:44 PM PST 23 2030882324 ps
T746 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.3360384618 Dec 31 12:55:33 PM PST 23 Dec 31 12:55:40 PM PST 23 3136453398 ps
T225 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.2985656361 Dec 31 12:56:21 PM PST 23 Dec 31 12:56:33 PM PST 23 4867425481 ps
T352 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.207659582 Dec 31 12:56:44 PM PST 23 Dec 31 12:58:18 PM PST 23 32831838298 ps
T747 /workspace/coverage/default/44.sysrst_ctrl_edge_detect.736269171 Dec 31 12:56:04 PM PST 23 Dec 31 12:56:09 PM PST 23 2896302723 ps
T748 /workspace/coverage/default/46.sysrst_ctrl_combo_detect.3124155561 Dec 31 12:56:39 PM PST 23 Dec 31 12:59:05 PM PST 23 99596662273 ps
T749 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.512008226 Dec 31 12:55:24 PM PST 23 Dec 31 12:55:39 PM PST 23 2148596938 ps
T750 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.3360078845 Dec 31 12:55:31 PM PST 23 Dec 31 12:58:14 PM PST 23 2409789250724 ps
T751 /workspace/coverage/default/19.sysrst_ctrl_smoke.2110290702 Dec 31 12:55:50 PM PST 23 Dec 31 12:55:53 PM PST 23 2142685502 ps
T752 /workspace/coverage/default/39.sysrst_ctrl_stress_all.3198489018 Dec 31 12:56:27 PM PST 23 Dec 31 12:56:41 PM PST 23 10281564142 ps
T753 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.3868374007 Dec 31 12:56:59 PM PST 23 Dec 31 12:57:21 PM PST 23 2512615729 ps
T754 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.712988391 Dec 31 12:56:27 PM PST 23 Dec 31 12:57:11 PM PST 23 45596839640 ps
T755 /workspace/coverage/default/28.sysrst_ctrl_alert_test.2773452267 Dec 31 12:56:18 PM PST 23 Dec 31 12:56:30 PM PST 23 2039117002 ps
T756 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.609003280 Dec 31 12:55:56 PM PST 23 Dec 31 12:56:00 PM PST 23 2541654350 ps
T757 /workspace/coverage/default/20.sysrst_ctrl_alert_test.2000142808 Dec 31 12:55:55 PM PST 23 Dec 31 12:56:01 PM PST 23 2011119286 ps
T758 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.258075909 Dec 31 12:56:24 PM PST 23 Dec 31 12:56:44 PM PST 23 3868610424 ps
T162 /workspace/coverage/default/43.sysrst_ctrl_stress_all_with_rand_reset.1494350239 Dec 31 12:56:13 PM PST 23 Dec 31 01:02:08 PM PST 23 1662654628831 ps
T759 /workspace/coverage/default/43.sysrst_ctrl_stress_all.2343136911 Dec 31 12:56:18 PM PST 23 Dec 31 12:56:33 PM PST 23 7018180832 ps
T760 /workspace/coverage/default/27.sysrst_ctrl_alert_test.1450222177 Dec 31 12:56:05 PM PST 23 Dec 31 12:56:15 PM PST 23 2043676154 ps
T761 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.3897144555 Dec 31 12:56:53 PM PST 23 Dec 31 12:57:55 PM PST 23 72793644437 ps
T762 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.1047163312 Dec 31 12:56:31 PM PST 23 Dec 31 12:57:42 PM PST 23 20944933965 ps
T140 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.2436485695 Dec 31 12:56:14 PM PST 23 Dec 31 12:57:21 PM PST 23 44693837509 ps
T763 /workspace/coverage/default/18.sysrst_ctrl_smoke.1798582666 Dec 31 12:55:28 PM PST 23 Dec 31 12:55:33 PM PST 23 2134062752 ps
T134 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.3899693131 Dec 31 12:55:52 PM PST 23 Dec 31 12:55:58 PM PST 23 9806908114 ps
T764 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.3262011271 Dec 31 12:55:35 PM PST 23 Dec 31 12:55:43 PM PST 23 2436031197 ps
T765 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.3175600338 Dec 31 12:56:10 PM PST 23 Dec 31 12:56:22 PM PST 23 2517587524 ps
T766 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.1970754352 Dec 31 12:56:14 PM PST 23 Dec 31 12:56:24 PM PST 23 2495651369 ps
T767 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.2329899784 Dec 31 12:56:06 PM PST 23 Dec 31 12:56:17 PM PST 23 2635441280 ps
T768 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.2822689760 Dec 31 12:56:19 PM PST 23 Dec 31 12:56:51 PM PST 23 907659391590 ps
T769 /workspace/coverage/default/44.sysrst_ctrl_alert_test.4293757906 Dec 31 12:56:30 PM PST 23 Dec 31 12:56:44 PM PST 23 2032259187 ps
T770 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.1280090543 Dec 31 12:56:48 PM PST 23 Dec 31 12:57:33 PM PST 23 41532849512 ps
T771 /workspace/coverage/default/10.sysrst_ctrl_alert_test.2490454591 Dec 31 12:55:48 PM PST 23 Dec 31 12:55:51 PM PST 23 2048008265 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%