Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.93 98.99 96.40 100.00 98.08 98.36 99.91 93.77


Total test records in report: 915
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T606 /workspace/coverage/default/23.sysrst_ctrl_stress_all.2965826042 Feb 07 12:45:39 PM PST 24 Feb 07 12:46:00 PM PST 24 12944116917 ps
T607 /workspace/coverage/default/47.sysrst_ctrl_smoke.3004532764 Feb 07 12:47:00 PM PST 24 Feb 07 12:47:04 PM PST 24 2121165082 ps
T363 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.2689995580 Feb 07 12:45:18 PM PST 24 Feb 07 12:47:50 PM PST 24 118759667956 ps
T608 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.1486793926 Feb 07 12:45:54 PM PST 24 Feb 07 12:46:07 PM PST 24 2620120505 ps
T609 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.1185104128 Feb 07 12:46:39 PM PST 24 Feb 07 12:49:27 PM PST 24 135409023097 ps
T610 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.1494521043 Feb 07 12:47:07 PM PST 24 Feb 07 12:49:34 PM PST 24 58363048080 ps
T611 /workspace/coverage/default/16.sysrst_ctrl_smoke.661995427 Feb 07 12:45:26 PM PST 24 Feb 07 12:45:32 PM PST 24 2117472884 ps
T292 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.2592035103 Feb 07 12:44:34 PM PST 24 Feb 07 12:45:31 PM PST 24 22011796354 ps
T612 /workspace/coverage/default/48.sysrst_ctrl_ultra_low_pwr.2646752998 Feb 07 12:46:57 PM PST 24 Feb 07 12:47:04 PM PST 24 6337041126 ps
T613 /workspace/coverage/default/9.sysrst_ctrl_alert_test.1830315248 Feb 07 12:44:56 PM PST 24 Feb 07 12:45:00 PM PST 24 2042081087 ps
T195 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.1515393298 Feb 07 12:45:22 PM PST 24 Feb 07 12:45:25 PM PST 24 2903956604 ps
T198 /workspace/coverage/default/40.sysrst_ctrl_smoke.1187568379 Feb 07 12:46:21 PM PST 24 Feb 07 12:46:24 PM PST 24 2128485271 ps
T199 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.2906360683 Feb 07 12:44:44 PM PST 24 Feb 07 12:44:54 PM PST 24 3414597493 ps
T200 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.1024311742 Feb 07 12:44:47 PM PST 24 Feb 07 12:44:50 PM PST 24 2527306056 ps
T201 /workspace/coverage/default/46.sysrst_ctrl_pin_override_test.2845943494 Feb 07 12:46:47 PM PST 24 Feb 07 12:46:56 PM PST 24 2509907610 ps
T614 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.817958933 Feb 07 12:44:33 PM PST 24 Feb 07 12:45:44 PM PST 24 72382303978 ps
T615 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.3755410258 Feb 07 12:45:50 PM PST 24 Feb 07 12:46:22 PM PST 24 40332158873 ps
T348 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.1911394713 Feb 07 12:46:44 PM PST 24 Feb 07 12:49:16 PM PST 24 115086121200 ps
T616 /workspace/coverage/default/46.sysrst_ctrl_smoke.722052424 Feb 07 12:46:47 PM PST 24 Feb 07 12:46:50 PM PST 24 2140064716 ps
T617 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.870835831 Feb 07 12:44:42 PM PST 24 Feb 07 12:44:45 PM PST 24 3106535834 ps
T618 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.3939339718 Feb 07 12:45:49 PM PST 24 Feb 07 12:46:05 PM PST 24 2723753118 ps
T619 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.1169233669 Feb 07 12:46:33 PM PST 24 Feb 07 12:46:59 PM PST 24 33675805800 ps
T620 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.2783088002 Feb 07 12:45:35 PM PST 24 Feb 07 12:45:46 PM PST 24 2512911839 ps
T621 /workspace/coverage/default/17.sysrst_ctrl_stress_all_with_rand_reset.1281168744 Feb 07 12:45:19 PM PST 24 Feb 07 12:46:42 PM PST 24 120573561280 ps
T121 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.1776915208 Feb 07 12:45:24 PM PST 24 Feb 07 12:46:49 PM PST 24 31410072585 ps
T622 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.574978647 Feb 07 12:45:25 PM PST 24 Feb 07 12:46:35 PM PST 24 25833490825 ps
T623 /workspace/coverage/default/18.sysrst_ctrl_stress_all.1766218481 Feb 07 12:45:20 PM PST 24 Feb 07 12:45:30 PM PST 24 6515513711 ps
T624 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.910523757 Feb 07 12:44:34 PM PST 24 Feb 07 12:44:41 PM PST 24 2187793994 ps
T625 /workspace/coverage/default/15.sysrst_ctrl_smoke.1320754460 Feb 07 12:45:14 PM PST 24 Feb 07 12:45:20 PM PST 24 2109967769 ps
T626 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.1776196153 Feb 07 12:44:59 PM PST 24 Feb 07 12:45:02 PM PST 24 2639244146 ps
T627 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.1171651376 Feb 07 12:44:58 PM PST 24 Feb 07 12:45:09 PM PST 24 3453980563 ps
T628 /workspace/coverage/default/22.sysrst_ctrl_auto_blk_key_output.3706295212 Feb 07 12:45:37 PM PST 24 Feb 07 12:52:24 PM PST 24 296351528609 ps
T629 /workspace/coverage/default/79.sysrst_ctrl_combo_detect_with_pre_cond.3641698044 Feb 07 12:47:04 PM PST 24 Feb 07 12:50:11 PM PST 24 66900072309 ps
T630 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.1849044926 Feb 07 12:45:13 PM PST 24 Feb 07 12:45:16 PM PST 24 2484280674 ps
T631 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.174840843 Feb 07 12:46:46 PM PST 24 Feb 07 12:46:53 PM PST 24 2031211055 ps
T332 /workspace/coverage/default/8.sysrst_ctrl_stress_all.292043830 Feb 07 12:44:57 PM PST 24 Feb 07 12:48:29 PM PST 24 341899201016 ps
T632 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.2633377663 Feb 07 12:46:48 PM PST 24 Feb 07 12:46:53 PM PST 24 4543109427 ps
T633 /workspace/coverage/default/27.sysrst_ctrl_smoke.3954564704 Feb 07 12:45:56 PM PST 24 Feb 07 12:46:05 PM PST 24 2144845778 ps
T634 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.4198846797 Feb 07 12:46:12 PM PST 24 Feb 07 12:46:20 PM PST 24 2609892990 ps
T635 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.3140424980 Feb 07 12:45:44 PM PST 24 Feb 07 12:46:00 PM PST 24 2613624263 ps
T636 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.4074510711 Feb 07 12:46:45 PM PST 24 Feb 07 12:47:38 PM PST 24 214671083582 ps
T637 /workspace/coverage/default/6.sysrst_ctrl_auto_blk_key_output.1859235434 Feb 07 12:44:44 PM PST 24 Feb 07 01:06:48 PM PST 24 511893618340 ps
T275 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.857556525 Feb 07 12:44:57 PM PST 24 Feb 07 12:46:42 PM PST 24 121687956932 ps
T638 /workspace/coverage/default/33.sysrst_ctrl_alert_test.3652123428 Feb 07 12:46:12 PM PST 24 Feb 07 12:46:18 PM PST 24 2017441367 ps
T639 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.2968854307 Feb 07 12:46:09 PM PST 24 Feb 07 12:46:14 PM PST 24 2641539545 ps
T640 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2511622216 Feb 07 12:44:38 PM PST 24 Feb 07 12:44:45 PM PST 24 2299959732 ps
T641 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.2057701128 Feb 07 12:46:26 PM PST 24 Feb 07 12:46:34 PM PST 24 2169821485 ps
T642 /workspace/coverage/default/49.sysrst_ctrl_combo_detect_with_pre_cond.802225960 Feb 07 12:47:04 PM PST 24 Feb 07 12:47:14 PM PST 24 50192697289 ps
T335 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.3623763067 Feb 07 12:44:54 PM PST 24 Feb 07 12:45:52 PM PST 24 86826757712 ps
T643 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.3296611725 Feb 07 12:46:56 PM PST 24 Feb 07 12:47:00 PM PST 24 4456242560 ps
T242 /workspace/coverage/default/32.sysrst_ctrl_stress_all.2853814072 Feb 07 12:46:11 PM PST 24 Feb 07 12:52:17 PM PST 24 134372163516 ps
T220 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.3378144403 Feb 07 12:44:57 PM PST 24 Feb 07 12:45:08 PM PST 24 4353366639 ps
T644 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.3380499932 Feb 07 12:44:19 PM PST 24 Feb 07 12:44:22 PM PST 24 2482760387 ps
T645 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.1019589439 Feb 07 12:46:24 PM PST 24 Feb 07 12:46:36 PM PST 24 3489787596 ps
T232 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.961457647 Feb 07 12:46:47 PM PST 24 Feb 07 12:46:51 PM PST 24 5019141430 ps
T646 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.1470973682 Feb 07 12:46:06 PM PST 24 Feb 07 12:46:17 PM PST 24 2614864637 ps
T647 /workspace/coverage/default/27.sysrst_ctrl_combo_detect_with_pre_cond.1464436669 Feb 07 12:45:55 PM PST 24 Feb 07 12:46:35 PM PST 24 49126964623 ps
T233 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.504987720 Feb 07 12:45:48 PM PST 24 Feb 07 12:46:01 PM PST 24 3414643164 ps
T648 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.3282738503 Feb 07 12:44:41 PM PST 24 Feb 07 12:45:17 PM PST 24 55990000974 ps
T221 /workspace/coverage/default/44.sysrst_ctrl_edge_detect.1010741112 Feb 07 12:46:44 PM PST 24 Feb 07 12:46:47 PM PST 24 4038795623 ps
T222 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.1177220842 Feb 07 12:46:31 PM PST 24 Feb 07 12:46:35 PM PST 24 2497707497 ps
T223 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.3301575538 Feb 07 12:46:54 PM PST 24 Feb 07 12:46:58 PM PST 24 2418939581 ps
T92 /workspace/coverage/default/6.sysrst_ctrl_stress_all.1595438587 Feb 07 12:44:49 PM PST 24 Feb 07 12:44:54 PM PST 24 9959904218 ps
T224 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.245417560 Feb 07 12:45:22 PM PST 24 Feb 07 12:46:49 PM PST 24 161051113804 ps
T225 /workspace/coverage/default/25.sysrst_ctrl_alert_test.1591091881 Feb 07 12:45:37 PM PST 24 Feb 07 12:45:50 PM PST 24 2023499331 ps
T226 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.2657948779 Feb 07 12:46:14 PM PST 24 Feb 07 12:46:23 PM PST 24 2509466617 ps
T227 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.704954481 Feb 07 12:46:25 PM PST 24 Feb 07 12:46:29 PM PST 24 2531940004 ps
T228 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.503667361 Feb 07 12:46:47 PM PST 24 Feb 07 12:46:51 PM PST 24 4794844710 ps
T229 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.3216692206 Feb 07 12:45:55 PM PST 24 Feb 07 12:46:36 PM PST 24 341346070106 ps
T244 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.1839597703 Feb 07 12:45:50 PM PST 24 Feb 07 12:46:04 PM PST 24 2518999152 ps
T245 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.2948994584 Feb 07 12:44:57 PM PST 24 Feb 07 12:45:00 PM PST 24 2499632025 ps
T246 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.1196185904 Feb 07 12:44:31 PM PST 24 Feb 07 12:44:34 PM PST 24 2503512923 ps
T341 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.2196894715 Feb 07 12:47:09 PM PST 24 Feb 07 12:49:24 PM PST 24 52567294245 ps
T649 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.130276823 Feb 07 12:46:47 PM PST 24 Feb 07 12:46:51 PM PST 24 3398598639 ps
T650 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.900085483 Feb 07 12:45:18 PM PST 24 Feb 07 12:45:22 PM PST 24 2141731127 ps
T352 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.1776608187 Feb 07 12:45:38 PM PST 24 Feb 07 12:46:05 PM PST 24 95068207110 ps
T651 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.59756138 Feb 07 12:46:56 PM PST 24 Feb 07 12:47:02 PM PST 24 2517274056 ps
T652 /workspace/coverage/default/15.sysrst_ctrl_combo_detect_with_pre_cond.4256659082 Feb 07 12:45:26 PM PST 24 Feb 07 12:47:07 PM PST 24 42696285239 ps
T653 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.312974139 Feb 07 12:47:08 PM PST 24 Feb 07 12:48:05 PM PST 24 92840352571 ps
T654 /workspace/coverage/default/1.sysrst_ctrl_smoke.17268347 Feb 07 12:44:33 PM PST 24 Feb 07 12:44:36 PM PST 24 2127428644 ps
T333 /workspace/coverage/default/28.sysrst_ctrl_combo_detect.562475415 Feb 07 12:45:56 PM PST 24 Feb 07 12:47:14 PM PST 24 98268406315 ps
T655 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.2345544568 Feb 07 12:45:51 PM PST 24 Feb 07 12:46:04 PM PST 24 2458336952 ps
T138 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.1147610851 Feb 07 12:46:25 PM PST 24 Feb 07 12:46:34 PM PST 24 4234335872 ps
T656 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.1102598848 Feb 07 12:44:58 PM PST 24 Feb 07 12:45:04 PM PST 24 3396654104 ps
T657 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.920946175 Feb 07 12:47:08 PM PST 24 Feb 07 12:48:26 PM PST 24 30805535476 ps
T658 /workspace/coverage/default/14.sysrst_ctrl_pin_access_test.1471397164 Feb 07 12:45:07 PM PST 24 Feb 07 12:45:17 PM PST 24 2068328707 ps
T659 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.395710041 Feb 07 12:45:19 PM PST 24 Feb 07 12:45:23 PM PST 24 3739175485 ps
T660 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.1601386044 Feb 07 12:45:22 PM PST 24 Feb 07 12:45:25 PM PST 24 2527822399 ps
T661 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.2123845683 Feb 07 12:46:49 PM PST 24 Feb 07 12:46:52 PM PST 24 2683991204 ps
T172 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.2464626602 Feb 07 12:45:56 PM PST 24 Feb 07 12:48:48 PM PST 24 121278759009 ps
T248 /workspace/coverage/default/35.sysrst_ctrl_combo_detect_with_pre_cond.2769418526 Feb 07 12:46:18 PM PST 24 Feb 07 12:46:40 PM PST 24 26610955687 ps
T249 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.1757319579 Feb 07 12:46:53 PM PST 24 Feb 07 12:49:56 PM PST 24 71833031242 ps
T250 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.1134752136 Feb 07 12:46:13 PM PST 24 Feb 07 12:46:19 PM PST 24 2620022388 ps
T251 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.2619908133 Feb 07 12:45:21 PM PST 24 Feb 07 12:45:24 PM PST 24 4302697959 ps
T177 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.620330579 Feb 07 12:46:13 PM PST 24 Feb 07 12:46:19 PM PST 24 3863445433 ps
T662 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.1017712712 Feb 07 12:44:46 PM PST 24 Feb 07 12:44:54 PM PST 24 2468241376 ps
T663 /workspace/coverage/default/3.sysrst_ctrl_flash_wr_prot_out.1818016768 Feb 07 12:44:36 PM PST 24 Feb 07 12:44:40 PM PST 24 2635429970 ps
T664 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.3111174500 Feb 07 12:44:57 PM PST 24 Feb 07 12:45:01 PM PST 24 2527606714 ps
T665 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.1872806857 Feb 07 12:45:13 PM PST 24 Feb 07 12:45:24 PM PST 24 3506914203 ps
T666 /workspace/coverage/default/30.sysrst_ctrl_smoke.1094543578 Feb 07 12:46:05 PM PST 24 Feb 07 12:46:12 PM PST 24 2117804270 ps
T667 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.4215685678 Feb 07 12:44:33 PM PST 24 Feb 07 12:44:37 PM PST 24 2551722591 ps
T668 /workspace/coverage/default/16.sysrst_ctrl_ec_pwr_on_rst.1425942167 Feb 07 12:45:20 PM PST 24 Feb 07 12:45:28 PM PST 24 3187981540 ps
T669 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.621403624 Feb 07 12:46:43 PM PST 24 Feb 07 12:46:45 PM PST 24 4220935673 ps
T165 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.2250013037 Feb 07 12:44:56 PM PST 24 Feb 07 12:45:01 PM PST 24 5578775429 ps
T670 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.4129872302 Feb 07 12:46:45 PM PST 24 Feb 07 12:46:53 PM PST 24 2074251816 ps
T671 /workspace/coverage/default/11.sysrst_ctrl_alert_test.1725316795 Feb 07 12:45:05 PM PST 24 Feb 07 12:45:09 PM PST 24 2074449869 ps
T672 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.2052342124 Feb 07 12:45:15 PM PST 24 Feb 07 12:45:21 PM PST 24 3380496112 ps
T276 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.2569108147 Feb 07 12:46:43 PM PST 24 Feb 07 12:54:24 PM PST 24 174976778156 ps
T673 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.3249401233 Feb 07 12:44:39 PM PST 24 Feb 07 12:45:21 PM PST 24 32799709594 ps
T674 /workspace/coverage/default/49.sysrst_ctrl_stress_all.2936602005 Feb 07 12:47:09 PM PST 24 Feb 07 12:47:15 PM PST 24 6949473504 ps
T675 /workspace/coverage/default/28.sysrst_ctrl_smoke.522727162 Feb 07 12:46:02 PM PST 24 Feb 07 12:46:13 PM PST 24 2110223911 ps
T676 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.591944377 Feb 07 12:45:22 PM PST 24 Feb 07 12:45:25 PM PST 24 2648212216 ps
T677 /workspace/coverage/default/17.sysrst_ctrl_ec_pwr_on_rst.603196885 Feb 07 12:45:19 PM PST 24 Feb 07 12:45:29 PM PST 24 3341383426 ps
T678 /workspace/coverage/default/4.sysrst_ctrl_alert_test.1202664876 Feb 07 12:44:39 PM PST 24 Feb 07 12:44:41 PM PST 24 2036630740 ps
T161 /workspace/coverage/default/31.sysrst_ctrl_edge_detect.4009615577 Feb 07 12:46:06 PM PST 24 Feb 07 12:46:19 PM PST 24 3683220966 ps
T679 /workspace/coverage/default/73.sysrst_ctrl_combo_detect_with_pre_cond.368734803 Feb 07 12:47:09 PM PST 24 Feb 07 12:48:16 PM PST 24 24580606388 ps
T680 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.637715349 Feb 07 12:45:53 PM PST 24 Feb 07 12:46:13 PM PST 24 3659605501 ps
T681 /workspace/coverage/default/39.sysrst_ctrl_ec_pwr_on_rst.556485729 Feb 07 12:46:21 PM PST 24 Feb 07 12:46:25 PM PST 24 3105123318 ps
T682 /workspace/coverage/default/44.sysrst_ctrl_smoke.519184828 Feb 07 12:46:43 PM PST 24 Feb 07 12:46:47 PM PST 24 2129610635 ps
T252 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.1072647678 Feb 07 12:45:00 PM PST 24 Feb 07 12:45:08 PM PST 24 3577736922 ps
T683 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.4236154165 Feb 07 12:44:30 PM PST 24 Feb 07 12:44:38 PM PST 24 2747040507 ps
T684 /workspace/coverage/default/5.sysrst_ctrl_alert_test.1398122579 Feb 07 12:44:47 PM PST 24 Feb 07 12:44:50 PM PST 24 2033866166 ps
T685 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.1748486410 Feb 07 12:46:26 PM PST 24 Feb 07 12:46:31 PM PST 24 2262274809 ps
T686 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.3175548122 Feb 07 12:46:02 PM PST 24 Feb 07 12:46:09 PM PST 24 2625525899 ps
T687 /workspace/coverage/default/48.sysrst_ctrl_smoke.152806871 Feb 07 12:46:56 PM PST 24 Feb 07 12:47:02 PM PST 24 2109475705 ps
T688 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.4043385308 Feb 07 12:44:37 PM PST 24 Feb 07 12:44:43 PM PST 24 2162377189 ps
T689 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.2669646075 Feb 07 12:45:43 PM PST 24 Feb 07 12:46:04 PM PST 24 4230308325 ps
T277 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.433156051 Feb 07 12:46:31 PM PST 24 Feb 07 12:47:28 PM PST 24 88100638350 ps
T690 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.770266703 Feb 07 12:44:37 PM PST 24 Feb 07 12:44:44 PM PST 24 3724555190 ps
T691 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.3912376100 Feb 07 12:44:57 PM PST 24 Feb 07 12:45:00 PM PST 24 2627550998 ps
T692 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.3175167304 Feb 07 12:45:56 PM PST 24 Feb 07 12:46:06 PM PST 24 3754289911 ps
T693 /workspace/coverage/default/2.sysrst_ctrl_stress_all.4206252370 Feb 07 12:44:33 PM PST 24 Feb 07 12:45:11 PM PST 24 18323010736 ps
T694 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.2755239426 Feb 07 12:44:37 PM PST 24 Feb 07 12:44:40 PM PST 24 2526069268 ps
T695 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.4054211297 Feb 07 12:46:18 PM PST 24 Feb 07 12:46:29 PM PST 24 2610259783 ps
T696 /workspace/coverage/default/40.sysrst_ctrl_flash_wr_prot_out.2493178194 Feb 07 12:46:29 PM PST 24 Feb 07 12:46:37 PM PST 24 2609194296 ps
T196 /workspace/coverage/default/48.sysrst_ctrl_stress_all.1177351796 Feb 07 12:46:55 PM PST 24 Feb 07 12:47:02 PM PST 24 9831250537 ps
T202 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.3641140129 Feb 07 12:45:05 PM PST 24 Feb 07 12:45:18 PM PST 24 3360736102 ps
T203 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.3297464926 Feb 07 12:44:35 PM PST 24 Feb 07 12:45:16 PM PST 24 18988876670 ps
T234 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.2295322085 Feb 07 12:45:52 PM PST 24 Feb 07 12:46:11 PM PST 24 3331640955 ps
T235 /workspace/coverage/default/7.sysrst_ctrl_stress_all.1971898516 Feb 07 12:44:54 PM PST 24 Feb 07 12:45:01 PM PST 24 8984340021 ps
T236 /workspace/coverage/default/38.sysrst_ctrl_auto_blk_key_output.1527349858 Feb 07 12:46:20 PM PST 24 Feb 07 12:46:25 PM PST 24 3753671969 ps
T237 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.2883807253 Feb 07 12:45:37 PM PST 24 Feb 07 12:45:50 PM PST 24 3843352233 ps
T238 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.3916808594 Feb 07 12:44:55 PM PST 24 Feb 07 12:45:03 PM PST 24 2612971241 ps
T239 /workspace/coverage/default/0.sysrst_ctrl_stress_all.3366372355 Feb 07 12:44:24 PM PST 24 Feb 07 12:44:34 PM PST 24 7138398495 ps
T240 /workspace/coverage/default/17.sysrst_ctrl_smoke.825904494 Feb 07 12:45:19 PM PST 24 Feb 07 12:45:26 PM PST 24 2110023626 ps
T697 /workspace/coverage/default/27.sysrst_ctrl_stress_all.4016390682 Feb 07 12:45:57 PM PST 24 Feb 07 12:46:22 PM PST 24 8636964868 ps
T698 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.1033705405 Feb 07 12:45:00 PM PST 24 Feb 07 12:49:26 PM PST 24 107456897377 ps
T699 /workspace/coverage/default/17.sysrst_ctrl_stress_all.516976490 Feb 07 12:45:19 PM PST 24 Feb 07 12:45:27 PM PST 24 8927629177 ps
T700 /workspace/coverage/default/32.sysrst_ctrl_smoke.762979769 Feb 07 12:46:06 PM PST 24 Feb 07 12:46:12 PM PST 24 2135780559 ps
T344 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.53749875 Feb 07 12:47:02 PM PST 24 Feb 07 12:47:13 PM PST 24 43308735360 ps
T701 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.952044797 Feb 07 12:44:36 PM PST 24 Feb 07 12:44:43 PM PST 24 2451157892 ps
T702 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.1260905815 Feb 07 12:46:02 PM PST 24 Feb 07 12:46:25 PM PST 24 35013294080 ps
T703 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.4026432962 Feb 07 12:45:07 PM PST 24 Feb 07 12:45:21 PM PST 24 3786066664 ps
T704 /workspace/coverage/default/16.sysrst_ctrl_alert_test.901830606 Feb 07 12:45:22 PM PST 24 Feb 07 12:45:29 PM PST 24 2015313764 ps
T705 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.3465671434 Feb 07 12:46:24 PM PST 24 Feb 07 12:46:28 PM PST 24 2634469656 ps
T706 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.325904758 Feb 07 12:47:09 PM PST 24 Feb 07 12:48:05 PM PST 24 50706308325 ps
T122 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.1479833187 Feb 07 12:46:55 PM PST 24 Feb 07 12:47:58 PM PST 24 97769761938 ps
T707 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.1857428420 Feb 07 12:46:08 PM PST 24 Feb 07 12:46:57 PM PST 24 75388783873 ps
T708 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.498800021 Feb 07 12:46:44 PM PST 24 Feb 07 12:49:33 PM PST 24 100584025825 ps
T709 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.3278630355 Feb 07 12:45:57 PM PST 24 Feb 07 12:46:10 PM PST 24 2186060609 ps
T710 /workspace/coverage/default/25.sysrst_ctrl_combo_detect.2498468317 Feb 07 12:45:36 PM PST 24 Feb 07 12:46:17 PM PST 24 66972736498 ps
T711 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.3299724706 Feb 07 12:45:07 PM PST 24 Feb 07 12:45:13 PM PST 24 2544620066 ps
T178 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.953580915 Feb 07 12:44:44 PM PST 24 Feb 07 12:44:53 PM PST 24 4933619962 ps
T197 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.3723675420 Feb 07 12:45:35 PM PST 24 Feb 07 12:45:41 PM PST 24 3458090888 ps
T712 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.1292368622 Feb 07 12:45:25 PM PST 24 Feb 07 12:45:34 PM PST 24 3382275101 ps
T713 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.225380481 Feb 07 12:45:42 PM PST 24 Feb 07 12:45:56 PM PST 24 5297794158 ps
T166 /workspace/coverage/default/27.sysrst_ctrl_edge_detect.3286481972 Feb 07 12:45:46 PM PST 24 Feb 07 12:45:56 PM PST 24 4300903364 ps
T714 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.2685539003 Feb 07 12:46:07 PM PST 24 Feb 07 12:53:08 PM PST 24 159349726085 ps
T715 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.266339398 Feb 07 12:45:18 PM PST 24 Feb 07 12:48:04 PM PST 24 64370042465 ps
T716 /workspace/coverage/default/24.sysrst_ctrl_smoke.2506806241 Feb 07 12:45:34 PM PST 24 Feb 07 12:45:43 PM PST 24 2108266443 ps
T717 /workspace/coverage/default/40.sysrst_ctrl_alert_test.862606341 Feb 07 12:46:47 PM PST 24 Feb 07 12:46:50 PM PST 24 2028807656 ps
T150 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.1119585903 Feb 07 12:45:04 PM PST 24 Feb 07 12:49:33 PM PST 24 1111146010763 ps
T718 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.3066299282 Feb 07 12:44:41 PM PST 24 Feb 07 12:44:44 PM PST 24 2526683926 ps
T719 /workspace/coverage/default/13.sysrst_ctrl_stress_all.1027196781 Feb 07 12:45:02 PM PST 24 Feb 07 12:45:15 PM PST 24 7293960398 ps
T720 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.1090084495 Feb 07 12:46:46 PM PST 24 Feb 07 12:46:54 PM PST 24 2470858709 ps
T721 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.861607926 Feb 07 12:46:32 PM PST 24 Feb 07 12:47:08 PM PST 24 46854993309 ps
T722 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.2515408827 Feb 07 12:46:30 PM PST 24 Feb 07 12:46:36 PM PST 24 2615658416 ps
T723 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.182256721 Feb 07 12:44:54 PM PST 24 Feb 07 12:45:02 PM PST 24 2513128963 ps
T724 /workspace/coverage/default/37.sysrst_ctrl_alert_test.1928370165 Feb 07 12:46:30 PM PST 24 Feb 07 12:46:33 PM PST 24 2050465836 ps
T725 /workspace/coverage/default/76.sysrst_ctrl_combo_detect_with_pre_cond.578678767 Feb 07 12:47:08 PM PST 24 Feb 07 12:48:54 PM PST 24 77173076287 ps
T726 /workspace/coverage/default/5.sysrst_ctrl_ultra_low_pwr.3320245385 Feb 07 12:44:49 PM PST 24 Feb 07 12:45:27 PM PST 24 1111678395934 ps
T727 /workspace/coverage/default/35.sysrst_ctrl_pin_access_test.3110113648 Feb 07 12:46:18 PM PST 24 Feb 07 12:46:23 PM PST 24 2067679937 ps
T151 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.1582838404 Feb 07 12:45:23 PM PST 24 Feb 07 12:45:26 PM PST 24 6699274569 ps
T728 /workspace/coverage/default/19.sysrst_ctrl_stress_all.15946895 Feb 07 12:45:25 PM PST 24 Feb 07 12:45:38 PM PST 24 14316203100 ps
T729 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.2901327531 Feb 07 12:46:22 PM PST 24 Feb 07 12:46:26 PM PST 24 2630238560 ps
T353 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.3454306664 Feb 07 12:45:22 PM PST 24 Feb 07 12:46:10 PM PST 24 36298801857 ps
T730 /workspace/coverage/default/2.sysrst_ctrl_alert_test.3417131410 Feb 07 12:44:38 PM PST 24 Feb 07 12:44:44 PM PST 24 2014003914 ps
T731 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.2650668405 Feb 07 12:44:37 PM PST 24 Feb 07 12:44:39 PM PST 24 2532565886 ps
T123 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.2739151615 Feb 07 12:46:30 PM PST 24 Feb 07 12:46:42 PM PST 24 3516138838 ps
T127 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.1634375565 Feb 07 12:46:22 PM PST 24 Feb 07 12:46:28 PM PST 24 2455181852 ps
T128 /workspace/coverage/default/45.sysrst_ctrl_combo_detect_with_pre_cond.3400302162 Feb 07 12:46:41 PM PST 24 Feb 07 12:47:34 PM PST 24 73736363364 ps
T129 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.2931715700 Feb 07 12:46:06 PM PST 24 Feb 07 12:47:46 PM PST 24 70660186994 ps
T130 /workspace/coverage/default/45.sysrst_ctrl_smoke.103846841 Feb 07 12:46:46 PM PST 24 Feb 07 12:46:51 PM PST 24 2120131221 ps
T131 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.659827687 Feb 07 12:44:35 PM PST 24 Feb 07 12:44:37 PM PST 24 2223431196 ps
T132 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.1513291431 Feb 07 12:47:06 PM PST 24 Feb 07 12:47:33 PM PST 24 23346812528 ps
T732 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.405892990 Feb 07 12:46:18 PM PST 24 Feb 07 12:46:26 PM PST 24 2612788935 ps
T733 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.961548516 Feb 07 12:44:37 PM PST 24 Feb 07 12:44:40 PM PST 24 2220738363 ps
T361 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.740508734 Feb 07 12:47:04 PM PST 24 Feb 07 12:48:04 PM PST 24 98094134534 ps
T734 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.676638211 Feb 07 12:44:36 PM PST 24 Feb 07 12:44:40 PM PST 24 3716821704 ps
T735 /workspace/coverage/default/37.sysrst_ctrl_ec_pwr_on_rst.1884041 Feb 07 12:46:25 PM PST 24 Feb 07 12:46:29 PM PST 24 2897741455 ps
T736 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.3315658126 Feb 07 12:44:42 PM PST 24 Feb 07 12:44:50 PM PST 24 2242020683 ps
T737 /workspace/coverage/default/43.sysrst_ctrl_flash_wr_prot_out.1844944367 Feb 07 12:46:44 PM PST 24 Feb 07 12:46:48 PM PST 24 2632485294 ps
T738 /workspace/coverage/default/5.sysrst_ctrl_stress_all.1039982482 Feb 07 12:44:44 PM PST 24 Feb 07 12:44:53 PM PST 24 12540530646 ps
T739 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.3751832247 Feb 07 12:46:13 PM PST 24 Feb 07 12:46:22 PM PST 24 2512690143 ps
T342 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.854165284 Feb 07 12:47:04 PM PST 24 Feb 07 12:50:10 PM PST 24 146045866588 ps
T740 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.3989563714 Feb 07 12:46:12 PM PST 24 Feb 07 12:46:17 PM PST 24 2637303114 ps
T741 /workspace/coverage/default/82.sysrst_ctrl_combo_detect_with_pre_cond.2724043897 Feb 07 12:47:21 PM PST 24 Feb 07 12:47:59 PM PST 24 53483922456 ps
T742 /workspace/coverage/default/15.sysrst_ctrl_stress_all.1634835252 Feb 07 12:45:21 PM PST 24 Feb 07 12:46:26 PM PST 24 139620215939 ps
T743 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.709526378 Feb 07 12:46:46 PM PST 24 Feb 07 12:46:50 PM PST 24 2473147761 ps
T744 /workspace/coverage/default/39.sysrst_ctrl_smoke.4137496991 Feb 07 12:46:28 PM PST 24 Feb 07 12:46:30 PM PST 24 2147226615 ps
T745 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.4088493401 Feb 07 12:45:22 PM PST 24 Feb 07 12:47:07 PM PST 24 40595578897 ps
T746 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.301133399 Feb 07 12:44:24 PM PST 24 Feb 07 12:44:29 PM PST 24 5006501978 ps
T747 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.3377716509 Feb 07 12:44:32 PM PST 24 Feb 07 12:44:34 PM PST 24 2737143083 ps
T748 /workspace/coverage/default/35.sysrst_ctrl_alert_test.3042552854 Feb 07 12:46:26 PM PST 24 Feb 07 12:46:30 PM PST 24 2020951421 ps
T152 /workspace/coverage/default/14.sysrst_ctrl_stress_all.197505822 Feb 07 12:45:07 PM PST 24 Feb 07 12:45:19 PM PST 24 16632419353 ps
T749 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.2915590337 Feb 07 12:44:24 PM PST 24 Feb 07 12:44:28 PM PST 24 2632660183 ps
T750 /workspace/coverage/default/42.sysrst_ctrl_stress_all.864188859 Feb 07 12:46:47 PM PST 24 Feb 07 12:51:25 PM PST 24 439168700316 ps
T751 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.3185361171 Feb 07 12:47:00 PM PST 24 Feb 07 12:47:06 PM PST 24 4678308359 ps
T752 /workspace/coverage/default/49.sysrst_ctrl_ec_pwr_on_rst.3689612015 Feb 07 12:47:09 PM PST 24 Feb 07 12:47:13 PM PST 24 2473843882 ps
T753 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.186204904 Feb 07 12:46:56 PM PST 24 Feb 07 12:46:58 PM PST 24 2581972008 ps
T754 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.3712278992 Feb 07 12:46:27 PM PST 24 Feb 07 12:46:30 PM PST 24 4366529586 ps
T755 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.1180431107 Feb 07 12:44:58 PM PST 24 Feb 07 12:45:02 PM PST 24 2256095077 ps
T756 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.4286486954 Feb 07 12:45:06 PM PST 24 Feb 07 12:45:14 PM PST 24 5944349624 ps
T757 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.711012985 Feb 07 12:44:57 PM PST 24 Feb 07 12:45:02 PM PST 24 2462223054 ps
T758 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.3182565581 Feb 07 12:45:06 PM PST 24 Feb 07 12:45:16 PM PST 24 2611702937 ps
T759 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.813051268 Feb 07 12:46:06 PM PST 24 Feb 07 12:46:13 PM PST 24 3350794079 ps
T760 /workspace/coverage/default/5.sysrst_ctrl_combo_detect.2186194249 Feb 07 12:44:38 PM PST 24 Feb 07 12:50:07 PM PST 24 122913029328 ps
T761 /workspace/coverage/default/7.sysrst_ctrl_smoke.388152097 Feb 07 12:44:31 PM PST 24 Feb 07 12:44:34 PM PST 24 2127821577 ps
T247 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.4264165828 Feb 07 12:45:50 PM PST 24 Feb 07 12:46:07 PM PST 24 2754536259 ps
T762 /workspace/coverage/default/15.sysrst_ctrl_in_out_inverted.4055974592 Feb 07 12:45:08 PM PST 24 Feb 07 12:45:15 PM PST 24 2466405202 ps
T763 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.1180186825 Feb 07 12:44:58 PM PST 24 Feb 07 12:45:05 PM PST 24 2090290468 ps
T764 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.1369796326 Feb 07 12:45:43 PM PST 24 Feb 07 12:45:59 PM PST 24 3071210077 ps
T765 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.3327350080 Feb 07 12:45:18 PM PST 24 Feb 07 12:45:26 PM PST 24 2511801306 ps
T766 /workspace/coverage/default/6.sysrst_ctrl_alert_test.3743495483 Feb 07 12:44:40 PM PST 24 Feb 07 12:44:43 PM PST 24 2031031717 ps
T767 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.3888462020 Feb 07 12:44:58 PM PST 24 Feb 07 12:45:01 PM PST 24 2289673592 ps
T302 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.2531602547 Feb 07 12:44:39 PM PST 24 Feb 07 12:45:37 PM PST 24 42021437160 ps
T768 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.187904239 Feb 07 12:45:06 PM PST 24 Feb 07 12:45:16 PM PST 24 4345553733 ps
T769 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.323983549 Feb 07 12:47:06 PM PST 24 Feb 07 12:47:36 PM PST 24 43382986677 ps
T770 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.775410286 Feb 07 12:45:49 PM PST 24 Feb 07 12:46:44 PM PST 24 20321915314 ps
T771 /workspace/coverage/default/42.sysrst_ctrl_pin_access_test.1599027019 Feb 07 12:46:35 PM PST 24 Feb 07 12:46:38 PM PST 24 2057473834 ps
T772 /workspace/coverage/default/8.sysrst_ctrl_ec_pwr_on_rst.196941899 Feb 07 12:44:51 PM PST 24 Feb 07 12:45:04 PM PST 24 4095394424 ps
T773 /workspace/coverage/default/34.sysrst_ctrl_stress_all.1793857402 Feb 07 12:46:15 PM PST 24 Feb 07 12:46:33 PM PST 24 6570732876 ps
T774 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.3027030953 Feb 07 12:47:08 PM PST 24 Feb 07 12:47:35 PM PST 24 37195703611 ps
T88 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.2201357794 Feb 07 12:44:35 PM PST 24 Feb 07 12:44:44 PM PST 24 40080486832 ps
T775 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.2671275260 Feb 07 12:46:28 PM PST 24 Feb 07 12:53:18 PM PST 24 168232214437 ps
T776 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.3236723427 Feb 07 12:45:18 PM PST 24 Feb 07 12:45:26 PM PST 24 2104704275 ps
T777 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.10773627 Feb 07 12:45:38 PM PST 24 Feb 07 12:45:56 PM PST 24 2511508814 ps
T778 /workspace/coverage/default/32.sysrst_ctrl_ec_pwr_on_rst.564861580 Feb 07 12:46:07 PM PST 24 Feb 07 12:46:14 PM PST 24 4875681717 ps
T89 /workspace/coverage/default/67.sysrst_ctrl_combo_detect_with_pre_cond.2029708844 Feb 07 12:47:07 PM PST 24 Feb 07 12:49:24 PM PST 24 56632329020 ps
T287 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.1447905343 Feb 07 12:47:06 PM PST 24 Feb 07 12:47:20 PM PST 24 38856184344 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%