Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.66 98.85 96.35 100.00 96.15 98.26 99.44 94.55


Total test records in report: 912
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T595 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.3007236101 Mar 10 01:59:52 PM PDT 24 Mar 10 01:59:58 PM PDT 24 2514258846 ps
T596 /workspace/coverage/default/42.sysrst_ctrl_pin_access_test.892780280 Mar 10 01:59:58 PM PDT 24 Mar 10 02:00:00 PM PDT 24 2083988493 ps
T597 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.3371831306 Mar 10 01:58:30 PM PDT 24 Mar 10 01:58:38 PM PDT 24 2514580469 ps
T598 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.1926897093 Mar 10 01:59:19 PM PDT 24 Mar 10 01:59:21 PM PDT 24 2812702784 ps
T599 /workspace/coverage/default/38.sysrst_ctrl_alert_test.1462343934 Mar 10 01:59:49 PM PDT 24 Mar 10 01:59:53 PM PDT 24 2041686440 ps
T600 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.3020999766 Mar 10 01:58:46 PM PDT 24 Mar 10 01:58:48 PM PDT 24 2475177068 ps
T601 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.1762682705 Mar 10 02:00:07 PM PDT 24 Mar 10 02:00:11 PM PDT 24 2621245484 ps
T602 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.406579223 Mar 10 01:58:24 PM PDT 24 Mar 10 01:58:26 PM PDT 24 2495039820 ps
T603 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.3655426959 Mar 10 02:00:10 PM PDT 24 Mar 10 02:00:12 PM PDT 24 2487140202 ps
T604 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.11069337 Mar 10 02:00:24 PM PDT 24 Mar 10 02:04:19 PM PDT 24 185732272526 ps
T605 /workspace/coverage/default/39.sysrst_ctrl_alert_test.46270976 Mar 10 01:59:51 PM PDT 24 Mar 10 01:59:55 PM PDT 24 2042028644 ps
T606 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.3482439566 Mar 10 01:59:52 PM PDT 24 Mar 10 01:59:56 PM PDT 24 2538957400 ps
T607 /workspace/coverage/default/10.sysrst_ctrl_stress_all.83160895 Mar 10 01:58:44 PM PDT 24 Mar 10 01:58:50 PM PDT 24 8719931119 ps
T332 /workspace/coverage/default/68.sysrst_ctrl_combo_detect_with_pre_cond.3670988920 Mar 10 02:00:22 PM PDT 24 Mar 10 02:04:00 PM PDT 24 166021685824 ps
T608 /workspace/coverage/default/17.sysrst_ctrl_ec_pwr_on_rst.3585710630 Mar 10 01:59:07 PM PDT 24 Mar 10 01:59:10 PM PDT 24 3999210455 ps
T609 /workspace/coverage/default/26.sysrst_ctrl_smoke.3434832750 Mar 10 01:59:23 PM PDT 24 Mar 10 01:59:29 PM PDT 24 2114763693 ps
T610 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.3186070753 Mar 10 01:58:35 PM PDT 24 Mar 10 02:01:32 PM PDT 24 279324928022 ps
T611 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.4169163576 Mar 10 01:59:14 PM PDT 24 Mar 10 01:59:18 PM PDT 24 2481004392 ps
T612 /workspace/coverage/default/31.sysrst_ctrl_alert_test.3649705593 Mar 10 01:59:51 PM PDT 24 Mar 10 01:59:56 PM PDT 24 2040299948 ps
T320 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.3587156997 Mar 10 01:59:08 PM PDT 24 Mar 10 02:01:27 PM PDT 24 54543665992 ps
T613 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.1803742501 Mar 10 02:00:22 PM PDT 24 Mar 10 02:07:24 PM PDT 24 147014406591 ps
T614 /workspace/coverage/default/9.sysrst_ctrl_smoke.337393439 Mar 10 01:58:38 PM PDT 24 Mar 10 01:58:44 PM PDT 24 2112435404 ps
T615 /workspace/coverage/default/41.sysrst_ctrl_flash_wr_prot_out.874812413 Mar 10 02:00:01 PM PDT 24 Mar 10 02:00:09 PM PDT 24 2612494561 ps
T616 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.2730960317 Mar 10 01:59:12 PM PDT 24 Mar 10 01:59:15 PM PDT 24 4839928604 ps
T617 /workspace/coverage/default/14.sysrst_ctrl_pin_override_test.2021976384 Mar 10 01:58:53 PM PDT 24 Mar 10 01:58:56 PM PDT 24 2527438409 ps
T618 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.1969612778 Mar 10 02:01:55 PM PDT 24 Mar 10 02:02:05 PM PDT 24 3778891536 ps
T619 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.2805316637 Mar 10 01:59:32 PM PDT 24 Mar 10 01:59:42 PM PDT 24 3639750740 ps
T620 /workspace/coverage/default/49.sysrst_ctrl_combo_detect_with_pre_cond.2768277660 Mar 10 02:00:16 PM PDT 24 Mar 10 02:00:34 PM PDT 24 25858875033 ps
T621 /workspace/coverage/default/39.sysrst_ctrl_stress_all.2202282720 Mar 10 01:59:53 PM PDT 24 Mar 10 02:00:07 PM PDT 24 9775216093 ps
T622 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.531717327 Mar 10 01:58:47 PM PDT 24 Mar 10 01:58:54 PM PDT 24 2649314419 ps
T623 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.1830109277 Mar 10 01:59:13 PM PDT 24 Mar 10 01:59:15 PM PDT 24 2743462595 ps
T624 /workspace/coverage/default/0.sysrst_ctrl_edge_detect.2956230155 Mar 10 01:58:27 PM PDT 24 Mar 10 01:58:33 PM PDT 24 3260163185 ps
T351 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.2639629327 Mar 10 02:00:19 PM PDT 24 Mar 10 02:00:46 PM PDT 24 40188374929 ps
T625 /workspace/coverage/default/35.sysrst_ctrl_smoke.978316634 Mar 10 01:59:54 PM PDT 24 Mar 10 01:59:56 PM PDT 24 2138607421 ps
T626 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.1934175458 Mar 10 01:59:14 PM PDT 24 Mar 10 01:59:19 PM PDT 24 2129531335 ps
T222 /workspace/coverage/default/28.sysrst_ctrl_edge_detect.131605469 Mar 10 01:59:31 PM PDT 24 Mar 10 01:59:33 PM PDT 24 3354126008 ps
T139 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.2863373337 Mar 10 01:59:45 PM PDT 24 Mar 10 01:59:53 PM PDT 24 3475841189 ps
T627 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.33294393 Mar 10 01:59:16 PM PDT 24 Mar 10 01:59:30 PM PDT 24 4265512347 ps
T628 /workspace/coverage/default/16.sysrst_ctrl_alert_test.1551323540 Mar 10 01:59:17 PM PDT 24 Mar 10 01:59:22 PM PDT 24 2021789510 ps
T629 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.3305138740 Mar 10 01:59:20 PM PDT 24 Mar 10 01:59:25 PM PDT 24 2256300984 ps
T630 /workspace/coverage/default/40.sysrst_ctrl_smoke.4277932802 Mar 10 01:59:54 PM PDT 24 Mar 10 01:59:57 PM PDT 24 2134097095 ps
T631 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2117169019 Mar 10 01:58:28 PM PDT 24 Mar 10 01:58:31 PM PDT 24 2285647653 ps
T632 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.1202429211 Mar 10 02:00:10 PM PDT 24 Mar 10 02:01:15 PM PDT 24 52706134419 ps
T309 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.1216868165 Mar 10 01:59:53 PM PDT 24 Mar 10 02:08:26 PM PDT 24 184765930787 ps
T633 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.3573547480 Mar 10 01:59:31 PM PDT 24 Mar 10 01:59:32 PM PDT 24 2556130827 ps
T333 /workspace/coverage/default/24.sysrst_ctrl_combo_detect_with_pre_cond.1907079643 Mar 10 01:59:14 PM PDT 24 Mar 10 01:59:48 PM PDT 24 94336181204 ps
T634 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.2851283920 Mar 10 02:00:09 PM PDT 24 Mar 10 02:00:12 PM PDT 24 2204391269 ps
T635 /workspace/coverage/default/11.sysrst_ctrl_smoke.1544601982 Mar 10 01:58:45 PM PDT 24 Mar 10 01:58:51 PM PDT 24 2112004892 ps
T636 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.3500020075 Mar 10 02:00:19 PM PDT 24 Mar 10 02:01:10 PM PDT 24 35394779431 ps
T637 /workspace/coverage/default/3.sysrst_ctrl_ec_pwr_on_rst.583321359 Mar 10 01:59:05 PM PDT 24 Mar 10 01:59:08 PM PDT 24 3569924647 ps
T638 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.1590377789 Mar 10 01:59:19 PM PDT 24 Mar 10 01:59:23 PM PDT 24 2246587248 ps
T639 /workspace/coverage/default/21.sysrst_ctrl_flash_wr_prot_out.2228805269 Mar 10 01:59:14 PM PDT 24 Mar 10 01:59:17 PM PDT 24 2634942666 ps
T253 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.985413644 Mar 10 01:58:29 PM PDT 24 Mar 10 02:00:10 PM PDT 24 42013805700 ps
T192 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.3982217864 Mar 10 01:59:15 PM PDT 24 Mar 10 01:59:24 PM PDT 24 3527614658 ps
T211 /workspace/coverage/default/43.sysrst_ctrl_stress_all.1339929890 Mar 10 02:00:02 PM PDT 24 Mar 10 02:00:08 PM PDT 24 8770990578 ps
T212 /workspace/coverage/default/46.sysrst_ctrl_in_out_inverted.2333093495 Mar 10 02:00:10 PM PDT 24 Mar 10 02:00:12 PM PDT 24 2490753251 ps
T213 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.2593875287 Mar 10 01:59:10 PM PDT 24 Mar 10 01:59:18 PM PDT 24 3658651681 ps
T214 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.2981659884 Mar 10 01:59:11 PM PDT 24 Mar 10 02:00:07 PM PDT 24 87091874843 ps
T215 /workspace/coverage/default/15.sysrst_ctrl_smoke.2597448187 Mar 10 01:58:54 PM PDT 24 Mar 10 01:58:57 PM PDT 24 2115237385 ps
T216 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.2782732022 Mar 10 02:00:04 PM PDT 24 Mar 10 02:00:08 PM PDT 24 2520076066 ps
T217 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.3938264137 Mar 10 02:00:26 PM PDT 24 Mar 10 02:01:55 PM PDT 24 34304710975 ps
T218 /workspace/coverage/default/23.sysrst_ctrl_alert_test.3133173410 Mar 10 01:59:15 PM PDT 24 Mar 10 01:59:18 PM PDT 24 2035510666 ps
T219 /workspace/coverage/default/42.sysrst_ctrl_alert_test.354194865 Mar 10 02:00:01 PM PDT 24 Mar 10 02:00:07 PM PDT 24 2012328097 ps
T640 /workspace/coverage/default/14.sysrst_ctrl_alert_test.3293633128 Mar 10 01:59:10 PM PDT 24 Mar 10 01:59:12 PM PDT 24 2033530482 ps
T641 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.1657105778 Mar 10 01:58:47 PM PDT 24 Mar 10 01:58:55 PM PDT 24 3299265982 ps
T642 /workspace/coverage/default/38.sysrst_ctrl_stress_all.3104865218 Mar 10 01:59:50 PM PDT 24 Mar 10 02:00:02 PM PDT 24 14419732758 ps
T643 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.27952301 Mar 10 01:58:31 PM PDT 24 Mar 10 01:58:35 PM PDT 24 2192779109 ps
T644 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.4249295050 Mar 10 01:58:52 PM PDT 24 Mar 10 01:59:00 PM PDT 24 2477585605 ps
T645 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.1439241056 Mar 10 01:59:28 PM PDT 24 Mar 10 01:59:31 PM PDT 24 2469583792 ps
T646 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.4054807273 Mar 10 01:59:14 PM PDT 24 Mar 10 01:59:19 PM PDT 24 2616511791 ps
T109 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.3422651071 Mar 10 01:59:47 PM PDT 24 Mar 10 02:00:13 PM PDT 24 38937801663 ps
T647 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.1670724615 Mar 10 01:58:48 PM PDT 24 Mar 10 01:58:50 PM PDT 24 2238210240 ps
T648 /workspace/coverage/default/37.sysrst_ctrl_smoke.1248146070 Mar 10 02:00:03 PM PDT 24 Mar 10 02:00:07 PM PDT 24 2117092868 ps
T649 /workspace/coverage/default/21.sysrst_ctrl_alert_test.4055833902 Mar 10 01:59:06 PM PDT 24 Mar 10 01:59:12 PM PDT 24 2012077083 ps
T209 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.2226127813 Mar 10 01:59:59 PM PDT 24 Mar 10 02:00:01 PM PDT 24 2804555400 ps
T170 /workspace/coverage/default/2.sysrst_ctrl_stress_all_with_rand_reset.1941297023 Mar 10 01:58:51 PM PDT 24 Mar 10 02:00:08 PM PDT 24 63847124383 ps
T650 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.3504216683 Mar 10 01:59:46 PM PDT 24 Mar 10 02:00:26 PM PDT 24 64333451818 ps
T330 /workspace/coverage/default/35.sysrst_ctrl_combo_detect_with_pre_cond.2951247338 Mar 10 01:59:46 PM PDT 24 Mar 10 02:02:06 PM PDT 24 109024462733 ps
T651 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.981153980 Mar 10 01:59:36 PM PDT 24 Mar 10 01:59:54 PM PDT 24 26857731034 ps
T652 /workspace/coverage/default/41.sysrst_ctrl_combo_detect.161586590 Mar 10 02:00:00 PM PDT 24 Mar 10 02:03:32 PM PDT 24 162578748245 ps
T334 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.608778260 Mar 10 01:58:38 PM PDT 24 Mar 10 01:58:53 PM PDT 24 107214269595 ps
T343 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.3970499252 Mar 10 02:00:09 PM PDT 24 Mar 10 02:03:20 PM PDT 24 156358258125 ps
T653 /workspace/coverage/default/43.sysrst_ctrl_pin_access_test.3437104739 Mar 10 01:59:55 PM PDT 24 Mar 10 01:59:59 PM PDT 24 2044458575 ps
T245 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.2277564679 Mar 10 02:01:55 PM PDT 24 Mar 10 02:03:41 PM PDT 24 77458307413 ps
T654 /workspace/coverage/default/3.sysrst_ctrl_alert_test.4013785783 Mar 10 01:58:30 PM PDT 24 Mar 10 01:58:31 PM PDT 24 2029825265 ps
T655 /workspace/coverage/default/39.sysrst_ctrl_ec_pwr_on_rst.2554786057 Mar 10 01:59:51 PM PDT 24 Mar 10 02:00:01 PM PDT 24 5364399761 ps
T656 /workspace/coverage/default/23.sysrst_ctrl_smoke.2293219190 Mar 10 01:59:12 PM PDT 24 Mar 10 01:59:14 PM PDT 24 2153252884 ps
T269 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.3362983511 Mar 10 01:58:33 PM PDT 24 Mar 10 01:59:02 PM PDT 24 42121339572 ps
T246 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.385416439 Mar 10 01:59:34 PM PDT 24 Mar 10 02:00:10 PM PDT 24 79939055720 ps
T657 /workspace/coverage/default/43.sysrst_ctrl_alert_test.3611416479 Mar 10 02:01:54 PM PDT 24 Mar 10 02:01:56 PM PDT 24 2034201685 ps
T658 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.3430446300 Mar 10 01:58:36 PM PDT 24 Mar 10 01:58:39 PM PDT 24 2459844938 ps
T659 /workspace/coverage/default/15.sysrst_ctrl_pin_override_test.593078488 Mar 10 01:59:11 PM PDT 24 Mar 10 01:59:12 PM PDT 24 2602558125 ps
T660 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.864828395 Mar 10 01:58:26 PM PDT 24 Mar 10 01:58:37 PM PDT 24 3913993851 ps
T661 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.3500723355 Mar 10 02:00:01 PM PDT 24 Mar 10 02:00:03 PM PDT 24 2631217958 ps
T662 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.891664296 Mar 10 01:59:46 PM PDT 24 Mar 10 01:59:56 PM PDT 24 3371239924 ps
T663 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.2508193349 Mar 10 01:58:29 PM PDT 24 Mar 10 02:00:22 PM PDT 24 45252799307 ps
T664 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.2987458510 Mar 10 01:59:22 PM PDT 24 Mar 10 01:59:30 PM PDT 24 2609526468 ps
T665 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.3261762896 Mar 10 02:00:09 PM PDT 24 Mar 10 02:00:12 PM PDT 24 3714514169 ps
T223 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.4081442988 Mar 10 01:59:48 PM PDT 24 Mar 10 02:00:18 PM PDT 24 1062528662490 ps
T666 /workspace/coverage/default/38.sysrst_ctrl_auto_blk_key_output.125690242 Mar 10 01:59:56 PM PDT 24 Mar 10 02:03:10 PM PDT 24 149443034718 ps
T280 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.4250525805 Mar 10 01:59:24 PM PDT 24 Mar 10 02:02:36 PM PDT 24 140585950010 ps
T667 /workspace/coverage/default/28.sysrst_ctrl_smoke.3630818367 Mar 10 01:59:26 PM PDT 24 Mar 10 01:59:28 PM PDT 24 2152554419 ps
T668 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.43400001 Mar 10 01:58:39 PM PDT 24 Mar 10 02:05:59 PM PDT 24 163810103232 ps
T110 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.4163685381 Mar 10 01:58:42 PM PDT 24 Mar 10 02:00:21 PM PDT 24 77904491078 ps
T669 /workspace/coverage/default/18.sysrst_ctrl_stress_all.3830453041 Mar 10 01:59:11 PM PDT 24 Mar 10 01:59:17 PM PDT 24 16342324951 ps
T167 /workspace/coverage/default/46.sysrst_ctrl_stress_all_with_rand_reset.85113158 Mar 10 02:00:06 PM PDT 24 Mar 10 02:00:26 PM PDT 24 32272040280 ps
T358 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.2364988423 Mar 10 01:59:09 PM PDT 24 Mar 10 01:59:43 PM PDT 24 24532246509 ps
T670 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.1231300003 Mar 10 01:59:44 PM PDT 24 Mar 10 01:59:51 PM PDT 24 2462110298 ps
T671 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.2655770273 Mar 10 01:59:44 PM PDT 24 Mar 10 01:59:53 PM PDT 24 2615522808 ps
T672 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.1261484894 Mar 10 01:59:17 PM PDT 24 Mar 10 01:59:20 PM PDT 24 2439334645 ps
T168 /workspace/coverage/default/41.sysrst_ctrl_stress_all.517660163 Mar 10 01:59:58 PM PDT 24 Mar 10 02:00:19 PM PDT 24 7673333712 ps
T673 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.5062681 Mar 10 01:59:24 PM PDT 24 Mar 10 01:59:26 PM PDT 24 2515737781 ps
T674 /workspace/coverage/default/47.sysrst_ctrl_alert_test.3835378944 Mar 10 02:00:19 PM PDT 24 Mar 10 02:00:25 PM PDT 24 2009568684 ps
T675 /workspace/coverage/default/33.sysrst_ctrl_ec_pwr_on_rst.3126753225 Mar 10 01:59:38 PM PDT 24 Mar 10 01:59:53 PM PDT 24 5579495471 ps
T676 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.1787257305 Mar 10 01:59:42 PM PDT 24 Mar 10 01:59:49 PM PDT 24 2513891796 ps
T677 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.2282872207 Mar 10 01:59:39 PM PDT 24 Mar 10 01:59:46 PM PDT 24 2511379648 ps
T281 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.2152400584 Mar 10 01:59:23 PM PDT 24 Mar 10 02:00:46 PM PDT 24 1133176300085 ps
T352 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.2889734484 Mar 10 01:59:12 PM PDT 24 Mar 10 01:59:39 PM PDT 24 49349158257 ps
T678 /workspace/coverage/default/38.sysrst_ctrl_combo_detect_with_pre_cond.1433165728 Mar 10 01:59:52 PM PDT 24 Mar 10 02:00:44 PM PDT 24 78355796818 ps
T679 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.484535602 Mar 10 02:00:11 PM PDT 24 Mar 10 02:00:18 PM PDT 24 2507690848 ps
T243 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.4189943345 Mar 10 01:59:11 PM PDT 24 Mar 10 02:00:00 PM PDT 24 75050411222 ps
T680 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.4001706479 Mar 10 01:58:43 PM PDT 24 Mar 10 01:58:44 PM PDT 24 2775057382 ps
T187 /workspace/coverage/default/36.sysrst_ctrl_stress_all.2148606930 Mar 10 01:59:46 PM PDT 24 Mar 10 02:00:03 PM PDT 24 12900251609 ps
T130 /workspace/coverage/default/14.sysrst_ctrl_ultra_low_pwr.2681348355 Mar 10 01:59:00 PM PDT 24 Mar 10 01:59:08 PM PDT 24 6999456348 ps
T681 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.2150207351 Mar 10 02:00:25 PM PDT 24 Mar 10 02:01:04 PM PDT 24 55727934379 ps
T682 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.2399937252 Mar 10 02:00:08 PM PDT 24 Mar 10 02:00:12 PM PDT 24 3979361767 ps
T131 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.4031126740 Mar 10 01:59:33 PM PDT 24 Mar 10 01:59:40 PM PDT 24 7925508203 ps
T317 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.3619841308 Mar 10 01:59:18 PM PDT 24 Mar 10 02:00:36 PM PDT 24 117646707017 ps
T683 /workspace/coverage/default/31.sysrst_ctrl_smoke.2943864896 Mar 10 01:59:32 PM PDT 24 Mar 10 01:59:34 PM PDT 24 2132981850 ps
T684 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.3608480134 Mar 10 01:58:34 PM PDT 24 Mar 10 01:58:36 PM PDT 24 2194855028 ps
T270 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.216401817 Mar 10 01:58:44 PM PDT 24 Mar 10 01:59:44 PM PDT 24 22012796487 ps
T685 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.2280222759 Mar 10 01:58:25 PM PDT 24 Mar 10 01:58:28 PM PDT 24 3794951978 ps
T686 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.4140710361 Mar 10 01:59:14 PM PDT 24 Mar 10 01:59:18 PM PDT 24 3248989791 ps
T687 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.2393213817 Mar 10 01:58:51 PM PDT 24 Mar 10 01:58:57 PM PDT 24 2122619010 ps
T688 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.2947169628 Mar 10 01:59:20 PM PDT 24 Mar 10 01:59:23 PM PDT 24 2540222273 ps
T205 /workspace/coverage/default/35.sysrst_ctrl_stress_all_with_rand_reset.14898544 Mar 10 02:00:05 PM PDT 24 Mar 10 02:02:53 PM PDT 24 289703689246 ps
T689 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.3028494579 Mar 10 02:00:02 PM PDT 24 Mar 10 02:02:35 PM PDT 24 57386724500 ps
T690 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.1575576796 Mar 10 01:58:46 PM PDT 24 Mar 10 01:59:09 PM PDT 24 59220301741 ps
T691 /workspace/coverage/default/27.sysrst_ctrl_combo_detect_with_pre_cond.2143976618 Mar 10 01:59:23 PM PDT 24 Mar 10 02:01:35 PM PDT 24 93486722306 ps
T692 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.3586600201 Mar 10 01:59:58 PM PDT 24 Mar 10 02:00:00 PM PDT 24 3567198852 ps
T693 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.466822161 Mar 10 01:59:49 PM PDT 24 Mar 10 01:59:58 PM PDT 24 2257240651 ps
T694 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.424992808 Mar 10 02:00:02 PM PDT 24 Mar 10 02:01:09 PM PDT 24 25582670659 ps
T695 /workspace/coverage/default/39.sysrst_ctrl_smoke.1888207291 Mar 10 01:59:54 PM PDT 24 Mar 10 02:00:00 PM PDT 24 2110340834 ps
T696 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.3635400516 Mar 10 01:59:18 PM PDT 24 Mar 10 01:59:26 PM PDT 24 2454422459 ps
T697 /workspace/coverage/default/20.sysrst_ctrl_alert_test.3124685672 Mar 10 01:59:08 PM PDT 24 Mar 10 01:59:15 PM PDT 24 2011536705 ps
T698 /workspace/coverage/default/11.sysrst_ctrl_alert_test.1871841327 Mar 10 01:58:50 PM PDT 24 Mar 10 01:58:56 PM PDT 24 2011655697 ps
T247 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.2511960540 Mar 10 01:58:39 PM PDT 24 Mar 10 01:59:21 PM PDT 24 72949153415 ps
T699 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.3154820152 Mar 10 01:59:28 PM PDT 24 Mar 10 01:59:36 PM PDT 24 2470322664 ps
T700 /workspace/coverage/default/22.sysrst_ctrl_smoke.2670755938 Mar 10 01:59:22 PM PDT 24 Mar 10 01:59:25 PM PDT 24 2129557599 ps
T701 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.3373357514 Mar 10 01:59:47 PM PDT 24 Mar 10 02:00:11 PM PDT 24 48419724749 ps
T702 /workspace/coverage/default/36.sysrst_ctrl_smoke.2436198563 Mar 10 01:59:44 PM PDT 24 Mar 10 01:59:51 PM PDT 24 2114063384 ps
T703 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.1058101304 Mar 10 02:00:20 PM PDT 24 Mar 10 02:00:39 PM PDT 24 59931779572 ps
T704 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.25543957 Mar 10 01:59:58 PM PDT 24 Mar 10 02:00:02 PM PDT 24 2472113970 ps
T314 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.2411236196 Mar 10 01:59:16 PM PDT 24 Mar 10 01:59:34 PM PDT 24 110286298394 ps
T705 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.2425448273 Mar 10 01:59:10 PM PDT 24 Mar 10 01:59:12 PM PDT 24 2523296881 ps
T706 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.734429650 Mar 10 01:58:50 PM PDT 24 Mar 10 02:04:28 PM PDT 24 128066739626 ps
T707 /workspace/coverage/default/19.sysrst_ctrl_stress_all.2603021585 Mar 10 01:59:15 PM PDT 24 Mar 10 02:00:01 PM PDT 24 15755852655 ps
T708 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.461471349 Mar 10 01:59:49 PM PDT 24 Mar 10 01:59:52 PM PDT 24 2575686886 ps
T709 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.926263088 Mar 10 01:58:29 PM PDT 24 Mar 10 01:58:32 PM PDT 24 2491355915 ps
T208 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.2494717213 Mar 10 01:59:48 PM PDT 24 Mar 10 01:59:57 PM PDT 24 2790787691 ps
T710 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.3719942414 Mar 10 01:59:04 PM PDT 24 Mar 10 01:59:12 PM PDT 24 2612586842 ps
T711 /workspace/coverage/default/27.sysrst_ctrl_in_out_inverted.2429570520 Mar 10 01:59:25 PM PDT 24 Mar 10 01:59:33 PM PDT 24 2467441851 ps
T712 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.234261187 Mar 10 01:59:32 PM PDT 24 Mar 10 01:59:40 PM PDT 24 2611751163 ps
T713 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.3502506228 Mar 10 01:59:24 PM PDT 24 Mar 10 01:59:27 PM PDT 24 3342010237 ps
T714 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.1120219493 Mar 10 01:59:31 PM PDT 24 Mar 10 01:59:39 PM PDT 24 2610106922 ps
T715 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.3946159613 Mar 10 02:00:05 PM PDT 24 Mar 10 02:00:07 PM PDT 24 2532671870 ps
T716 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.755198589 Mar 10 01:59:23 PM PDT 24 Mar 10 01:59:29 PM PDT 24 3400704247 ps
T717 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.3556943750 Mar 10 01:59:13 PM PDT 24 Mar 10 01:59:15 PM PDT 24 2529219295 ps
T718 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.1600568271 Mar 10 01:59:31 PM PDT 24 Mar 10 02:01:32 PM PDT 24 95567850708 ps
T719 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.4208744845 Mar 10 01:59:48 PM PDT 24 Mar 10 01:59:54 PM PDT 24 2856863471 ps
T720 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.4225191483 Mar 10 01:59:44 PM PDT 24 Mar 10 02:02:23 PM PDT 24 251505868570 ps
T721 /workspace/coverage/default/17.sysrst_ctrl_in_out_inverted.321104578 Mar 10 01:59:12 PM PDT 24 Mar 10 01:59:16 PM PDT 24 2476777217 ps
T722 /workspace/coverage/default/15.sysrst_ctrl_alert_test.338735737 Mar 10 01:59:12 PM PDT 24 Mar 10 01:59:19 PM PDT 24 2012774678 ps
T723 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.2493905205 Mar 10 01:59:45 PM PDT 24 Mar 10 01:59:51 PM PDT 24 2222095478 ps
T724 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.2587831237 Mar 10 01:59:41 PM PDT 24 Mar 10 01:59:43 PM PDT 24 2635644192 ps
T725 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.2272964592 Mar 10 01:58:29 PM PDT 24 Mar 10 01:58:37 PM PDT 24 2610531100 ps
T726 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.1406449892 Mar 10 01:59:10 PM PDT 24 Mar 10 01:59:12 PM PDT 24 2162065793 ps
T727 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.424058976 Mar 10 02:00:01 PM PDT 24 Mar 10 02:00:04 PM PDT 24 3774337560 ps
T728 /workspace/coverage/default/17.sysrst_ctrl_smoke.3243149494 Mar 10 01:58:59 PM PDT 24 Mar 10 01:59:01 PM PDT 24 2129001747 ps
T729 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.4089490176 Mar 10 01:59:32 PM PDT 24 Mar 10 01:59:35 PM PDT 24 2534128634 ps
T730 /workspace/coverage/default/36.sysrst_ctrl_alert_test.699529515 Mar 10 02:00:05 PM PDT 24 Mar 10 02:00:07 PM PDT 24 2028039007 ps
T731 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.3670348111 Mar 10 01:59:04 PM PDT 24 Mar 10 02:01:46 PM PDT 24 63451510286 ps
T732 /workspace/coverage/default/34.sysrst_ctrl_smoke.2173178652 Mar 10 01:59:46 PM PDT 24 Mar 10 01:59:50 PM PDT 24 2125331790 ps
T733 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.1495056805 Mar 10 02:00:25 PM PDT 24 Mar 10 02:05:03 PM PDT 24 97682831459 ps
T734 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.705438133 Mar 10 02:01:52 PM PDT 24 Mar 10 02:01:56 PM PDT 24 5428213828 ps
T735 /workspace/coverage/default/18.sysrst_ctrl_stress_all_with_rand_reset.3827680871 Mar 10 01:59:13 PM PDT 24 Mar 10 02:01:01 PM PDT 24 141440650648 ps
T736 /workspace/coverage/default/11.sysrst_ctrl_edge_detect.2264801445 Mar 10 01:58:49 PM PDT 24 Mar 10 01:58:50 PM PDT 24 2582719492 ps
T737 /workspace/coverage/default/47.sysrst_ctrl_stress_all.4206613 Mar 10 02:00:13 PM PDT 24 Mar 10 02:00:23 PM PDT 24 6798587822 ps
T738 /workspace/coverage/default/27.sysrst_ctrl_smoke.2246814316 Mar 10 01:59:19 PM PDT 24 Mar 10 01:59:21 PM PDT 24 2129929451 ps
T739 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.2368227033 Mar 10 01:58:30 PM PDT 24 Mar 10 01:58:40 PM PDT 24 3359971002 ps
T740 /workspace/coverage/default/22.sysrst_ctrl_in_out_inverted.383450711 Mar 10 01:59:16 PM PDT 24 Mar 10 01:59:25 PM PDT 24 2456447681 ps
T741 /workspace/coverage/default/54.sysrst_ctrl_combo_detect_with_pre_cond.3328271270 Mar 10 02:00:14 PM PDT 24 Mar 10 02:00:50 PM PDT 24 25583735860 ps
T742 /workspace/coverage/default/33.sysrst_ctrl_stress_all.2933489699 Mar 10 01:59:34 PM PDT 24 Mar 10 01:59:42 PM PDT 24 9759800381 ps
T743 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.2842835762 Mar 10 02:01:50 PM PDT 24 Mar 10 02:02:51 PM PDT 24 91390184115 ps
T744 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.3281942834 Mar 10 02:00:20 PM PDT 24 Mar 10 02:02:49 PM PDT 24 60480881253 ps
T111 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.2186562568 Mar 10 01:58:42 PM PDT 24 Mar 10 01:59:02 PM PDT 24 29419745304 ps
T745 /workspace/coverage/default/12.sysrst_ctrl_stress_all.3498910926 Mar 10 01:59:16 PM PDT 24 Mar 10 01:59:51 PM PDT 24 11344500140 ps
T746 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.2499391044 Mar 10 01:59:57 PM PDT 24 Mar 10 02:01:12 PM PDT 24 56707921182 ps
T747 /workspace/coverage/default/15.sysrst_ctrl_stress_all.465439081 Mar 10 01:58:57 PM PDT 24 Mar 10 02:01:27 PM PDT 24 62933801949 ps
T748 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.3209036604 Mar 10 01:58:28 PM PDT 24 Mar 10 01:58:36 PM PDT 24 2610271084 ps
T749 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1113290328 Mar 10 01:58:31 PM PDT 24 Mar 10 01:58:34 PM PDT 24 2518893091 ps
T750 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2401160236 Mar 10 01:58:29 PM PDT 24 Mar 10 01:58:30 PM PDT 24 2632704806 ps
T751 /workspace/coverage/default/24.sysrst_ctrl_alert_test.146181834 Mar 10 01:59:21 PM PDT 24 Mar 10 01:59:27 PM PDT 24 2008780932 ps
T752 /workspace/coverage/default/7.sysrst_ctrl_ultra_low_pwr.1552447253 Mar 10 01:58:44 PM PDT 24 Mar 10 01:58:46 PM PDT 24 3618266521 ps
T753 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.3287368055 Mar 10 01:59:21 PM PDT 24 Mar 10 01:59:25 PM PDT 24 2520988333 ps
T754 /workspace/coverage/default/42.sysrst_ctrl_smoke.3712725063 Mar 10 02:00:01 PM PDT 24 Mar 10 02:00:07 PM PDT 24 2110466583 ps
T755 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.1048100711 Mar 10 02:00:24 PM PDT 24 Mar 10 02:05:01 PM PDT 24 110434346035 ps
T756 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.4154958064 Mar 10 02:00:14 PM PDT 24 Mar 10 02:00:41 PM PDT 24 107088585915 ps
T757 /workspace/coverage/default/38.sysrst_ctrl_smoke.946565771 Mar 10 01:59:54 PM PDT 24 Mar 10 02:00:00 PM PDT 24 2109784193 ps
T758 /workspace/coverage/default/5.sysrst_ctrl_alert_test.2077657766 Mar 10 01:58:40 PM PDT 24 Mar 10 01:58:44 PM PDT 24 2017812200 ps
T315 /workspace/coverage/default/7.sysrst_ctrl_stress_all.3338140240 Mar 10 01:58:57 PM PDT 24 Mar 10 02:07:34 PM PDT 24 189168710686 ps
T759 /workspace/coverage/default/43.sysrst_ctrl_smoke.1308301324 Mar 10 02:00:02 PM PDT 24 Mar 10 02:00:08 PM PDT 24 2115336667 ps
T760 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.306213841 Mar 10 01:58:36 PM PDT 24 Mar 10 01:58:39 PM PDT 24 4559123402 ps
T761 /workspace/coverage/default/3.sysrst_ctrl_combo_detect.3933237753 Mar 10 01:58:29 PM PDT 24 Mar 10 02:00:17 PM PDT 24 127011748694 ps
T762 /workspace/coverage/default/0.sysrst_ctrl_smoke.3890538199 Mar 10 01:58:25 PM PDT 24 Mar 10 01:58:32 PM PDT 24 2115214935 ps
T763 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.3952980354 Mar 10 01:58:43 PM PDT 24 Mar 10 01:58:53 PM PDT 24 3824094869 ps
T764 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.2654944031 Mar 10 01:58:49 PM PDT 24 Mar 10 01:59:24 PM PDT 24 49938251023 ps
T765 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.3202570476 Mar 10 01:58:25 PM PDT 24 Mar 10 02:00:12 PM PDT 24 56891549621 ps
T766 /workspace/coverage/default/25.sysrst_ctrl_smoke.1480068854 Mar 10 01:59:15 PM PDT 24 Mar 10 01:59:18 PM PDT 24 2124389913 ps
T767 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.3032626968 Mar 10 01:59:20 PM PDT 24 Mar 10 01:59:28 PM PDT 24 2510813483 ps
T768 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.4077094768 Mar 10 02:00:06 PM PDT 24 Mar 10 02:00:08 PM PDT 24 5900492445 ps
T769 /workspace/coverage/default/29.sysrst_ctrl_smoke.1732149682 Mar 10 01:59:28 PM PDT 24 Mar 10 01:59:31 PM PDT 24 2111820157 ps
T770 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.2710096121 Mar 10 01:59:10 PM PDT 24 Mar 10 01:59:15 PM PDT 24 3379983632 ps
T771 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.3732256530 Mar 10 01:58:41 PM PDT 24 Mar 10 01:58:55 PM PDT 24 25138685462 ps
T196 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.853403784 Mar 10 02:00:10 PM PDT 24 Mar 10 02:00:11 PM PDT 24 2738155360 ps
T772 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.229551725 Mar 10 01:58:19 PM PDT 24 Mar 10 01:58:27 PM PDT 24 2877214719 ps
T773 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.2191461548 Mar 10 02:00:07 PM PDT 24 Mar 10 02:00:09 PM PDT 24 2147059846 ps
T774 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.1115252713 Mar 10 01:59:29 PM PDT 24 Mar 10 02:02:41 PM PDT 24 73878559582 ps
T775 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.2981888001 Mar 10 01:59:09 PM PDT 24 Mar 10 01:59:13 PM PDT 24 3387439735 ps
T776 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.1944634084 Mar 10 01:59:36 PM PDT 24 Mar 10 01:59:38 PM PDT 24 3199312453 ps
T777 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.2006245530 Mar 10 02:00:21 PM PDT 24 Mar 10 02:02:56 PM PDT 24 55392159390 ps
T778 /workspace/coverage/default/3.sysrst_ctrl_auto_blk_key_output.1603893773 Mar 10 01:58:29 PM PDT 24 Mar 10 01:58:34 PM PDT 24 3628856590 ps
T779 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.2251306756 Mar 10 01:58:33 PM PDT 24 Mar 10 01:58:36 PM PDT 24 2527841585 ps
T85 /workspace/coverage/default/52.sysrst_ctrl_combo_detect_with_pre_cond.1498464687 Mar 10 02:00:15 PM PDT 24 Mar 10 02:00:43 PM PDT 24 76390687323 ps
T780 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.219183230 Mar 10 01:58:49 PM PDT 24 Mar 10 01:59:06 PM PDT 24 2467571576 ps
T781 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.2030968704 Mar 10 01:58:36 PM PDT 24 Mar 10 01:58:38 PM PDT 24 2111915501 ps
T782 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.2057122015 Mar 10 01:58:53 PM PDT 24 Mar 10 01:59:00 PM PDT 24 6370071203 ps
T356 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.1070117821 Mar 10 02:00:12 PM PDT 24 Mar 10 02:01:26 PM PDT 24 31765533908 ps
T92 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.1384255896 Mar 10 01:59:12 PM PDT 24 Mar 10 01:59:15 PM PDT 24 8708461898 ps
T783 /workspace/coverage/default/37.sysrst_ctrl_combo_detect_with_pre_cond.749665461 Mar 10 01:59:47 PM PDT 24 Mar 10 02:00:58 PM PDT 24 24828917975 ps
T784 /workspace/coverage/default/32.sysrst_ctrl_pin_override_test.3740371894 Mar 10 01:59:35 PM PDT 24 Mar 10 01:59:37 PM PDT 24 2537869580 ps
T785 /workspace/coverage/default/32.sysrst_ctrl_alert_test.1767766310 Mar 10 01:59:35 PM PDT 24 Mar 10 01:59:39 PM PDT 24 2021240717 ps
T786 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.2050785009 Mar 10 01:59:38 PM PDT 24 Mar 10 01:59:44 PM PDT 24 2027522573 ps
T787 /workspace/coverage/default/7.sysrst_ctrl_auto_blk_key_output.2184651600 Mar 10 01:58:51 PM PDT 24 Mar 10 01:58:53 PM PDT 24 3269316297 ps
T788 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.2395786456 Mar 10 01:59:22 PM PDT 24 Mar 10 01:59:27 PM PDT 24 3402514208 ps
T789 /workspace/coverage/default/6.sysrst_ctrl_alert_test.3569589723 Mar 10 01:58:42 PM PDT 24 Mar 10 01:58:43 PM PDT 24 2131598356 ps
T790 /workspace/coverage/default/32.sysrst_ctrl_smoke.1423986443 Mar 10 01:59:39 PM PDT 24 Mar 10 01:59:41 PM PDT 24 2130614458 ps
T46 /workspace/coverage/cover_reg_top/19.sysrst_ctrl_same_csr_outstanding.1774664122 Mar 10 12:25:55 PM PDT 24 Mar 10 12:26:18 PM PDT 24 8524962589 ps
T250 /workspace/coverage/cover_reg_top/12.sysrst_ctrl_tl_errors.823103579 Mar 10 12:25:50 PM PDT 24 Mar 10 12:25:57 PM PDT 24 2044179068 ps
T791 /workspace/coverage/cover_reg_top/42.sysrst_ctrl_intr_test.1253339229 Mar 10 12:25:54 PM PDT 24 Mar 10 12:25:57 PM PDT 24 2050578871 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%