Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.44 99.42 96.76 100.00 98.08 98.89 99.71 89.25


Total test records in report: 913
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T463 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.385193601 Mar 19 01:01:22 PM PDT 24 Mar 19 01:01:30 PM PDT 24 2422994393 ps
T464 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.4219078052 Mar 19 01:02:23 PM PDT 24 Mar 19 01:02:24 PM PDT 24 2541631913 ps
T175 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.4234825571 Mar 19 01:02:25 PM PDT 24 Mar 19 01:04:49 PM PDT 24 168790865664 ps
T369 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.1429842360 Mar 19 01:03:37 PM PDT 24 Mar 19 01:04:47 PM PDT 24 107829533654 ps
T148 /workspace/coverage/default/44.sysrst_ctrl_stress_all.3987205344 Mar 19 01:03:16 PM PDT 24 Mar 19 01:08:21 PM PDT 24 182872965517 ps
T87 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.3348047910 Mar 19 01:02:37 PM PDT 24 Mar 19 01:03:42 PM PDT 24 352067019841 ps
T324 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.322591102 Mar 19 01:03:16 PM PDT 24 Mar 19 01:03:22 PM PDT 24 2036219716 ps
T325 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.2494362886 Mar 19 01:01:51 PM PDT 24 Mar 19 01:02:00 PM PDT 24 2613992707 ps
T326 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.392797224 Mar 19 01:03:15 PM PDT 24 Mar 19 01:03:23 PM PDT 24 2455744220 ps
T327 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.4031988514 Mar 19 01:03:24 PM PDT 24 Mar 19 01:03:32 PM PDT 24 2625152265 ps
T328 /workspace/coverage/default/38.sysrst_ctrl_combo_detect_with_pre_cond.1155392056 Mar 19 01:02:56 PM PDT 24 Mar 19 01:06:58 PM PDT 24 139992664790 ps
T329 /workspace/coverage/default/5.sysrst_ctrl_stress_all.2645178829 Mar 19 01:01:35 PM PDT 24 Mar 19 01:01:46 PM PDT 24 7571500564 ps
T330 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.1549749295 Mar 19 01:01:58 PM PDT 24 Mar 19 01:02:00 PM PDT 24 2630762981 ps
T331 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.4220063406 Mar 19 01:01:43 PM PDT 24 Mar 19 01:01:46 PM PDT 24 2559048297 ps
T125 /workspace/coverage/default/27.sysrst_ctrl_stress_all_with_rand_reset.58623527 Mar 19 01:02:30 PM PDT 24 Mar 19 01:03:39 PM PDT 24 145139860625 ps
T465 /workspace/coverage/default/37.sysrst_ctrl_smoke.3496320206 Mar 19 01:02:55 PM PDT 24 Mar 19 01:02:57 PM PDT 24 2130245971 ps
T466 /workspace/coverage/default/42.sysrst_ctrl_in_out_inverted.4262680811 Mar 19 01:03:10 PM PDT 24 Mar 19 01:03:21 PM PDT 24 2460161768 ps
T467 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.407641063 Mar 19 01:01:39 PM PDT 24 Mar 19 01:01:42 PM PDT 24 2538466002 ps
T468 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.899681485 Mar 19 01:02:15 PM PDT 24 Mar 19 01:02:22 PM PDT 24 2435918482 ps
T319 /workspace/coverage/default/10.sysrst_ctrl_stress_all.3935026638 Mar 19 01:01:47 PM PDT 24 Mar 19 01:02:15 PM PDT 24 10667270335 ps
T469 /workspace/coverage/default/44.sysrst_ctrl_alert_test.1869117161 Mar 19 01:03:16 PM PDT 24 Mar 19 01:03:21 PM PDT 24 2013117078 ps
T282 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.2954661950 Mar 19 01:03:59 PM PDT 24 Mar 19 01:06:37 PM PDT 24 61704201335 ps
T367 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.4203465390 Mar 19 01:02:02 PM PDT 24 Mar 19 01:03:52 PM PDT 24 76494778204 ps
T100 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.194537520 Mar 19 01:01:42 PM PDT 24 Mar 19 01:02:12 PM PDT 24 42733871427 ps
T101 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.2428039901 Mar 19 01:02:54 PM PDT 24 Mar 19 01:03:15 PM PDT 24 103929661805 ps
T470 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.71580111 Mar 19 01:02:09 PM PDT 24 Mar 19 01:02:13 PM PDT 24 3864631003 ps
T471 /workspace/coverage/default/41.sysrst_ctrl_flash_wr_prot_out.4153891326 Mar 19 01:03:06 PM PDT 24 Mar 19 01:03:09 PM PDT 24 2632819463 ps
T280 /workspace/coverage/default/16.sysrst_ctrl_stress_all_with_rand_reset.219843965 Mar 19 01:01:59 PM PDT 24 Mar 19 01:03:09 PM PDT 24 490645840465 ps
T472 /workspace/coverage/default/22.sysrst_ctrl_stress_all.709467818 Mar 19 01:02:15 PM PDT 24 Mar 19 01:02:34 PM PDT 24 13709669439 ps
T473 /workspace/coverage/default/25.sysrst_ctrl_ultra_low_pwr.1204942016 Mar 19 01:02:30 PM PDT 24 Mar 19 01:02:33 PM PDT 24 8201226766 ps
T382 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.334336970 Mar 19 01:02:25 PM PDT 24 Mar 19 01:07:47 PM PDT 24 128846396356 ps
T474 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.2983047977 Mar 19 01:02:55 PM PDT 24 Mar 19 01:02:58 PM PDT 24 2635231637 ps
T274 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.1294706634 Mar 19 01:03:31 PM PDT 24 Mar 19 01:06:10 PM PDT 24 56844020967 ps
T475 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.583879774 Mar 19 01:01:59 PM PDT 24 Mar 19 01:02:08 PM PDT 24 3308148817 ps
T159 /workspace/coverage/default/42.sysrst_ctrl_stress_all.2218416750 Mar 19 01:03:08 PM PDT 24 Mar 19 01:03:30 PM PDT 24 17837435567 ps
T476 /workspace/coverage/default/8.sysrst_ctrl_alert_test.2572278654 Mar 19 01:01:43 PM PDT 24 Mar 19 01:01:51 PM PDT 24 2010768740 ps
T477 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.39711519 Mar 19 01:03:08 PM PDT 24 Mar 19 01:03:18 PM PDT 24 2520460704 ps
T314 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.3099515552 Mar 19 01:03:23 PM PDT 24 Mar 19 01:04:00 PM PDT 24 25807861245 ps
T478 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.720769472 Mar 19 01:01:31 PM PDT 24 Mar 19 01:01:36 PM PDT 24 5352817978 ps
T383 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.3088492018 Mar 19 01:02:08 PM PDT 24 Mar 19 01:05:36 PM PDT 24 148421072056 ps
T102 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.3842105994 Mar 19 01:02:25 PM PDT 24 Mar 19 01:08:08 PM PDT 24 143157805346 ps
T103 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.4242773754 Mar 19 01:02:49 PM PDT 24 Mar 19 01:03:04 PM PDT 24 20172282371 ps
T113 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.3878197019 Mar 19 01:01:48 PM PDT 24 Mar 19 01:03:10 PM PDT 24 132449663496 ps
T114 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.2475446425 Mar 19 01:02:38 PM PDT 24 Mar 19 01:04:24 PM PDT 24 73801794531 ps
T115 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.3945975968 Mar 19 01:03:10 PM PDT 24 Mar 19 01:05:08 PM PDT 24 54192645291 ps
T116 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.983720863 Mar 19 01:02:38 PM PDT 24 Mar 19 01:02:42 PM PDT 24 4686817826 ps
T117 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.2908078161 Mar 19 01:01:21 PM PDT 24 Mar 19 01:01:26 PM PDT 24 2248905904 ps
T118 /workspace/coverage/default/22.sysrst_ctrl_alert_test.2323930895 Mar 19 01:02:14 PM PDT 24 Mar 19 01:02:16 PM PDT 24 2038697504 ps
T119 /workspace/coverage/default/16.sysrst_ctrl_smoke.2284433136 Mar 19 01:01:59 PM PDT 24 Mar 19 01:02:02 PM PDT 24 2115757382 ps
T120 /workspace/coverage/default/9.sysrst_ctrl_edge_detect.2747500264 Mar 19 01:01:44 PM PDT 24 Mar 19 01:01:57 PM PDT 24 4301371300 ps
T121 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.3697577441 Mar 19 01:02:36 PM PDT 24 Mar 19 01:02:41 PM PDT 24 5554122803 ps
T385 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.3923783480 Mar 19 01:03:33 PM PDT 24 Mar 19 01:05:27 PM PDT 24 166697301306 ps
T104 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.3306730695 Mar 19 01:01:51 PM PDT 24 Mar 19 01:02:16 PM PDT 24 26093596898 ps
T479 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.897243852 Mar 19 01:02:06 PM PDT 24 Mar 19 01:02:14 PM PDT 24 2400788395 ps
T480 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.42524827 Mar 19 01:01:47 PM PDT 24 Mar 19 01:01:57 PM PDT 24 2445108531 ps
T481 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.2950403865 Mar 19 01:03:25 PM PDT 24 Mar 19 01:03:32 PM PDT 24 2647610819 ps
T482 /workspace/coverage/default/11.sysrst_ctrl_stress_all.3668156042 Mar 19 01:01:50 PM PDT 24 Mar 19 01:02:03 PM PDT 24 8671595218 ps
T278 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.1865896797 Mar 19 01:01:31 PM PDT 24 Mar 19 01:03:19 PM PDT 24 42186780870 ps
T483 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.4223315776 Mar 19 01:01:41 PM PDT 24 Mar 19 01:01:46 PM PDT 24 2457625188 ps
T484 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.2914481703 Mar 19 01:01:21 PM PDT 24 Mar 19 01:02:40 PM PDT 24 108655379852 ps
T485 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.2777942974 Mar 19 01:03:16 PM PDT 24 Mar 19 01:03:22 PM PDT 24 2492948499 ps
T486 /workspace/coverage/default/29.sysrst_ctrl_alert_test.263084879 Mar 19 01:02:37 PM PDT 24 Mar 19 01:02:41 PM PDT 24 2026948147 ps
T487 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.1601304140 Mar 19 01:01:31 PM PDT 24 Mar 19 01:01:39 PM PDT 24 2479453983 ps
T488 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.279077838 Mar 19 01:01:49 PM PDT 24 Mar 19 01:01:54 PM PDT 24 6741701823 ps
T209 /workspace/coverage/default/21.sysrst_ctrl_stress_all.2383499138 Mar 19 01:02:15 PM PDT 24 Mar 19 01:11:14 PM PDT 24 868141843548 ps
T320 /workspace/coverage/default/41.sysrst_ctrl_ultra_low_pwr.982545353 Mar 19 01:03:08 PM PDT 24 Mar 19 01:03:19 PM PDT 24 4790887297 ps
T489 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.3185130417 Mar 19 01:01:31 PM PDT 24 Mar 19 01:01:38 PM PDT 24 2510993864 ps
T490 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.3785160947 Mar 19 01:02:34 PM PDT 24 Mar 19 01:02:39 PM PDT 24 2471384676 ps
T491 /workspace/coverage/default/2.sysrst_ctrl_smoke.2829841781 Mar 19 01:01:21 PM PDT 24 Mar 19 01:01:28 PM PDT 24 2110207436 ps
T492 /workspace/coverage/default/13.sysrst_ctrl_alert_test.409421700 Mar 19 01:01:50 PM PDT 24 Mar 19 01:01:52 PM PDT 24 2055796726 ps
T105 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.170493709 Mar 19 01:03:08 PM PDT 24 Mar 19 01:04:43 PM PDT 24 132093036086 ps
T362 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.3623125828 Mar 19 01:02:15 PM PDT 24 Mar 19 01:04:32 PM PDT 24 136303339668 ps
T283 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.2955305005 Mar 19 01:01:42 PM PDT 24 Mar 19 01:02:17 PM PDT 24 35027676955 ps
T79 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.1016632593 Mar 19 01:01:58 PM PDT 24 Mar 19 01:03:54 PM PDT 24 43434534389 ps
T88 /workspace/coverage/default/20.sysrst_ctrl_ultra_low_pwr.3480419733 Mar 19 01:02:07 PM PDT 24 Mar 19 01:02:12 PM PDT 24 5589349261 ps
T493 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.3923479730 Mar 19 01:01:46 PM PDT 24 Mar 19 01:01:54 PM PDT 24 2027563300 ps
T494 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.873661523 Mar 19 01:01:51 PM PDT 24 Mar 19 01:01:57 PM PDT 24 3539523929 ps
T495 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.3738696396 Mar 19 01:01:22 PM PDT 24 Mar 19 01:01:30 PM PDT 24 2511049458 ps
T106 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.2450693437 Mar 19 01:03:43 PM PDT 24 Mar 19 01:03:58 PM PDT 24 28927058272 ps
T393 /workspace/coverage/default/13.sysrst_ctrl_stress_all.211521593 Mar 19 01:01:49 PM PDT 24 Mar 19 01:12:06 PM PDT 24 249773164268 ps
T496 /workspace/coverage/default/41.sysrst_ctrl_smoke.3808187819 Mar 19 01:02:57 PM PDT 24 Mar 19 01:02:59 PM PDT 24 2123937044 ps
T80 /workspace/coverage/default/97.sysrst_ctrl_combo_detect_with_pre_cond.1203301620 Mar 19 01:03:40 PM PDT 24 Mar 19 01:06:10 PM PDT 24 58528215103 ps
T497 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.548502472 Mar 19 01:03:22 PM PDT 24 Mar 19 01:03:32 PM PDT 24 3921396087 ps
T361 /workspace/coverage/default/86.sysrst_ctrl_combo_detect_with_pre_cond.4284252029 Mar 19 01:03:42 PM PDT 24 Mar 19 01:05:05 PM PDT 24 107817565689 ps
T498 /workspace/coverage/default/3.sysrst_ctrl_flash_wr_prot_out.3847166625 Mar 19 01:01:31 PM PDT 24 Mar 19 01:01:33 PM PDT 24 2627916227 ps
T499 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.2044709024 Mar 19 01:01:45 PM PDT 24 Mar 19 01:01:53 PM PDT 24 2508669734 ps
T354 /workspace/coverage/default/5.sysrst_ctrl_combo_detect.315823584 Mar 19 01:01:33 PM PDT 24 Mar 19 01:04:15 PM PDT 24 116820905998 ps
T500 /workspace/coverage/default/17.sysrst_ctrl_in_out_inverted.3714211411 Mar 19 01:02:01 PM PDT 24 Mar 19 01:02:04 PM PDT 24 2464439819 ps
T160 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.327954752 Mar 19 01:01:38 PM PDT 24 Mar 19 01:01:45 PM PDT 24 5056006361 ps
T501 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.2941889975 Mar 19 01:02:56 PM PDT 24 Mar 19 01:03:00 PM PDT 24 2520925383 ps
T502 /workspace/coverage/default/27.sysrst_ctrl_auto_blk_key_output.2164331997 Mar 19 01:02:27 PM PDT 24 Mar 19 01:02:30 PM PDT 24 3230917572 ps
T503 /workspace/coverage/default/27.sysrst_ctrl_smoke.784228848 Mar 19 01:02:38 PM PDT 24 Mar 19 01:02:40 PM PDT 24 2125297665 ps
T504 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.3391207693 Mar 19 01:01:46 PM PDT 24 Mar 19 01:01:49 PM PDT 24 3802013828 ps
T505 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.2681818437 Mar 19 01:02:37 PM PDT 24 Mar 19 01:02:40 PM PDT 24 2465754664 ps
T287 /workspace/coverage/default/3.sysrst_ctrl_combo_detect.3293885632 Mar 19 01:01:28 PM PDT 24 Mar 19 01:02:50 PM PDT 24 62963013480 ps
T506 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.4240295713 Mar 19 01:01:29 PM PDT 24 Mar 19 01:01:37 PM PDT 24 2608343954 ps
T507 /workspace/coverage/default/36.sysrst_ctrl_smoke.1803345456 Mar 19 01:02:47 PM PDT 24 Mar 19 01:02:54 PM PDT 24 2114963285 ps
T508 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.2258355691 Mar 19 01:01:41 PM PDT 24 Mar 19 01:01:43 PM PDT 24 2232626804 ps
T509 /workspace/coverage/default/48.sysrst_ctrl_alert_test.2029407043 Mar 19 01:03:24 PM PDT 24 Mar 19 01:03:33 PM PDT 24 2022300583 ps
T510 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.3092865835 Mar 19 01:01:24 PM PDT 24 Mar 19 01:01:30 PM PDT 24 3334172935 ps
T315 /workspace/coverage/default/23.sysrst_ctrl_stress_all_with_rand_reset.5496932 Mar 19 01:02:15 PM PDT 24 Mar 19 01:03:18 PM PDT 24 26516128503 ps
T511 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.2277943557 Mar 19 01:03:25 PM PDT 24 Mar 19 01:03:34 PM PDT 24 2450621830 ps
T281 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.752495838 Mar 19 01:02:54 PM PDT 24 Mar 19 01:03:23 PM PDT 24 45450681348 ps
T512 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.1243365919 Mar 19 01:01:48 PM PDT 24 Mar 19 01:02:00 PM PDT 24 3960286374 ps
T246 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.3098530426 Mar 19 01:02:42 PM PDT 24 Mar 19 01:02:55 PM PDT 24 5039735292 ps
T235 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.77114626 Mar 19 01:03:26 PM PDT 24 Mar 19 01:04:38 PM PDT 24 25769044378 ps
T513 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.338763837 Mar 19 01:02:27 PM PDT 24 Mar 19 01:04:38 PM PDT 24 910282610120 ps
T356 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.1007788138 Mar 19 01:01:59 PM PDT 24 Mar 19 01:02:49 PM PDT 24 69808251999 ps
T370 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.1623723304 Mar 19 01:02:15 PM PDT 24 Mar 19 01:03:23 PM PDT 24 99492638927 ps
T107 /workspace/coverage/default/76.sysrst_ctrl_combo_detect_with_pre_cond.2196140862 Mar 19 01:03:41 PM PDT 24 Mar 19 01:04:55 PM PDT 24 28580489572 ps
T514 /workspace/coverage/default/15.sysrst_ctrl_in_out_inverted.3910394306 Mar 19 01:02:01 PM PDT 24 Mar 19 01:02:09 PM PDT 24 2456491567 ps
T515 /workspace/coverage/default/27.sysrst_ctrl_ultra_low_pwr.192396061 Mar 19 01:02:38 PM PDT 24 Mar 19 01:02:43 PM PDT 24 9606934354 ps
T516 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.3289122983 Mar 19 01:01:49 PM PDT 24 Mar 19 01:01:52 PM PDT 24 2264975853 ps
T517 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.629693948 Mar 19 01:02:48 PM PDT 24 Mar 19 01:02:52 PM PDT 24 2452165700 ps
T518 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.4001968630 Mar 19 01:03:24 PM PDT 24 Mar 19 01:03:36 PM PDT 24 2057470684 ps
T519 /workspace/coverage/default/40.sysrst_ctrl_alert_test.3945304357 Mar 19 01:02:57 PM PDT 24 Mar 19 01:02:59 PM PDT 24 2035254947 ps
T364 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.2345286207 Mar 19 01:01:22 PM PDT 24 Mar 19 01:02:10 PM PDT 24 84528565457 ps
T149 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.3816370097 Mar 19 01:02:26 PM PDT 24 Mar 19 01:03:36 PM PDT 24 101775401782 ps
T520 /workspace/coverage/default/39.sysrst_ctrl_alert_test.2053153796 Mar 19 01:02:56 PM PDT 24 Mar 19 01:02:58 PM PDT 24 2039132394 ps
T288 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.1221534499 Mar 19 01:03:17 PM PDT 24 Mar 19 01:05:53 PM PDT 24 201805679525 ps
T521 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.4173911742 Mar 19 01:03:32 PM PDT 24 Mar 19 01:04:21 PM PDT 24 28333059890 ps
T522 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.3156905185 Mar 19 01:02:55 PM PDT 24 Mar 19 01:03:02 PM PDT 24 2465241125 ps
T358 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.177268370 Mar 19 01:03:17 PM PDT 24 Mar 19 01:05:04 PM PDT 24 81373682049 ps
T523 /workspace/coverage/default/1.sysrst_ctrl_stress_all.852663242 Mar 19 01:01:24 PM PDT 24 Mar 19 01:01:51 PM PDT 24 310343780391 ps
T524 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.1532152692 Mar 19 01:01:30 PM PDT 24 Mar 19 01:01:33 PM PDT 24 3198401791 ps
T525 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.1960703532 Mar 19 01:01:30 PM PDT 24 Mar 19 01:01:57 PM PDT 24 26347434951 ps
T526 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.2872921773 Mar 19 01:01:29 PM PDT 24 Mar 19 01:01:36 PM PDT 24 2214035732 ps
T527 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.2685052655 Mar 19 01:03:26 PM PDT 24 Mar 19 01:03:32 PM PDT 24 2631168260 ps
T528 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.3461683805 Mar 19 01:02:39 PM PDT 24 Mar 19 01:02:42 PM PDT 24 2124918252 ps
T268 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.1700064917 Mar 19 01:01:30 PM PDT 24 Mar 19 01:02:58 PM PDT 24 42713828547 ps
T394 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.1323840271 Mar 19 01:03:26 PM PDT 24 Mar 19 01:03:55 PM PDT 24 36300725358 ps
T529 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.735523949 Mar 19 01:01:48 PM PDT 24 Mar 19 01:02:54 PM PDT 24 47573096951 ps
T530 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.3502663797 Mar 19 01:01:52 PM PDT 24 Mar 19 01:02:34 PM PDT 24 28628918792 ps
T531 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.3198290298 Mar 19 01:03:08 PM PDT 24 Mar 19 01:03:21 PM PDT 24 2472922667 ps
T532 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.719859396 Mar 19 01:02:37 PM PDT 24 Mar 19 01:02:39 PM PDT 24 2532925689 ps
T533 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.2146255685 Mar 19 01:02:00 PM PDT 24 Mar 19 01:02:02 PM PDT 24 6484482306 ps
T534 /workspace/coverage/default/7.sysrst_ctrl_alert_test.1950791913 Mar 19 01:01:41 PM PDT 24 Mar 19 01:01:44 PM PDT 24 2044566653 ps
T535 /workspace/coverage/default/33.sysrst_ctrl_alert_test.2181004358 Mar 19 01:02:51 PM PDT 24 Mar 19 01:02:54 PM PDT 24 2030697458 ps
T536 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.3492376440 Mar 19 01:02:07 PM PDT 24 Mar 19 01:02:14 PM PDT 24 2609020751 ps
T537 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.354322296 Mar 19 01:01:30 PM PDT 24 Mar 19 01:01:33 PM PDT 24 2524420359 ps
T538 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.2310795971 Mar 19 01:03:07 PM PDT 24 Mar 19 01:03:18 PM PDT 24 2064569306 ps
T539 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.358605916 Mar 19 01:01:58 PM PDT 24 Mar 19 01:02:08 PM PDT 24 3515159983 ps
T540 /workspace/coverage/default/33.sysrst_ctrl_pin_override_test.890795227 Mar 19 01:02:42 PM PDT 24 Mar 19 01:02:47 PM PDT 24 2513557612 ps
T236 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.3926961729 Mar 19 01:02:06 PM PDT 24 Mar 19 01:03:23 PM PDT 24 27786300955 ps
T541 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.1234126368 Mar 19 01:02:39 PM PDT 24 Mar 19 01:02:41 PM PDT 24 3576270461 ps
T542 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.2138247140 Mar 19 01:02:09 PM PDT 24 Mar 19 01:02:16 PM PDT 24 2514002676 ps
T543 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.565036411 Mar 19 01:02:14 PM PDT 24 Mar 19 01:02:16 PM PDT 24 2930968077 ps
T379 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.1834542327 Mar 19 01:02:48 PM PDT 24 Mar 19 01:05:31 PM PDT 24 117285120509 ps
T544 /workspace/coverage/default/14.sysrst_ctrl_alert_test.3941066003 Mar 19 01:01:57 PM PDT 24 Mar 19 01:01:59 PM PDT 24 2031876705 ps
T545 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.2547797523 Mar 19 01:02:05 PM PDT 24 Mar 19 01:02:12 PM PDT 24 2145288273 ps
T546 /workspace/coverage/default/3.sysrst_ctrl_smoke.3994008027 Mar 19 01:01:29 PM PDT 24 Mar 19 01:01:35 PM PDT 24 2112258244 ps
T547 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.666766624 Mar 19 01:03:16 PM PDT 24 Mar 19 01:03:22 PM PDT 24 2124348489 ps
T548 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.223281780 Mar 19 01:03:08 PM PDT 24 Mar 19 01:03:22 PM PDT 24 3004486223 ps
T549 /workspace/coverage/default/18.sysrst_ctrl_smoke.2221282100 Mar 19 01:02:10 PM PDT 24 Mar 19 01:02:12 PM PDT 24 2136292084 ps
T150 /workspace/coverage/default/45.sysrst_ctrl_ultra_low_pwr.3077457604 Mar 19 01:03:19 PM PDT 24 Mar 19 01:03:27 PM PDT 24 6871201474 ps
T380 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.2517104142 Mar 19 01:03:41 PM PDT 24 Mar 19 01:04:43 PM PDT 24 86570860054 ps
T550 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.324391481 Mar 19 01:01:21 PM PDT 24 Mar 19 01:01:26 PM PDT 24 2514827874 ps
T551 /workspace/coverage/default/95.sysrst_ctrl_combo_detect_with_pre_cond.1193805770 Mar 19 01:03:46 PM PDT 24 Mar 19 01:04:47 PM PDT 24 24863896752 ps
T140 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.3422629498 Mar 19 01:02:56 PM PDT 24 Mar 19 01:04:22 PM PDT 24 1918885358606 ps
T552 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.2866852455 Mar 19 01:03:23 PM PDT 24 Mar 19 01:03:35 PM PDT 24 3014662610 ps
T553 /workspace/coverage/default/21.sysrst_ctrl_alert_test.3403390448 Mar 19 01:02:15 PM PDT 24 Mar 19 01:02:21 PM PDT 24 2011218351 ps
T554 /workspace/coverage/default/36.sysrst_ctrl_alert_test.1336995150 Mar 19 01:02:53 PM PDT 24 Mar 19 01:02:59 PM PDT 24 2009818664 ps
T555 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.1036795855 Mar 19 01:02:01 PM PDT 24 Mar 19 01:02:07 PM PDT 24 4988107203 ps
T556 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.1420076585 Mar 19 01:01:28 PM PDT 24 Mar 19 01:01:37 PM PDT 24 13015909158 ps
T557 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.2338850277 Mar 19 01:01:31 PM PDT 24 Mar 19 01:02:34 PM PDT 24 98927210829 ps
T162 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.2528246071 Mar 19 01:01:48 PM PDT 24 Mar 19 01:01:51 PM PDT 24 2713194514 ps
T558 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.1570501617 Mar 19 01:01:48 PM PDT 24 Mar 19 01:01:54 PM PDT 24 2471791086 ps
T559 /workspace/coverage/default/41.sysrst_ctrl_combo_detect.2367350321 Mar 19 01:03:05 PM PDT 24 Mar 19 01:03:30 PM PDT 24 37055787846 ps
T189 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.3384143112 Mar 19 01:02:23 PM PDT 24 Mar 19 01:03:49 PM PDT 24 35551576948 ps
T560 /workspace/coverage/default/47.sysrst_ctrl_smoke.1267751078 Mar 19 01:03:15 PM PDT 24 Mar 19 01:03:22 PM PDT 24 2109705535 ps
T561 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.1672466320 Mar 19 01:01:22 PM PDT 24 Mar 19 01:01:26 PM PDT 24 3568902956 ps
T562 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.1767540823 Mar 19 01:03:35 PM PDT 24 Mar 19 01:06:17 PM PDT 24 59995510884 ps
T563 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.3057248711 Mar 19 01:03:16 PM PDT 24 Mar 19 01:03:24 PM PDT 24 2610940299 ps
T564 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.2666122981 Mar 19 01:01:31 PM PDT 24 Mar 19 01:01:37 PM PDT 24 2845203678 ps
T565 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.7441292 Mar 19 01:03:01 PM PDT 24 Mar 19 01:03:07 PM PDT 24 3726798433 ps
T190 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.2753248263 Mar 19 01:02:37 PM PDT 24 Mar 19 01:03:07 PM PDT 24 44641351855 ps
T237 /workspace/coverage/default/42.sysrst_ctrl_smoke.1121532002 Mar 19 01:03:09 PM PDT 24 Mar 19 01:03:16 PM PDT 24 2126955938 ps
T238 /workspace/coverage/default/28.sysrst_ctrl_combo_detect.3021768579 Mar 19 01:02:36 PM PDT 24 Mar 19 01:05:09 PM PDT 24 58387358468 ps
T239 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.3148934344 Mar 19 01:01:28 PM PDT 24 Mar 19 01:01:35 PM PDT 24 2410987491 ps
T240 /workspace/coverage/default/34.sysrst_ctrl_alert_test.4224677460 Mar 19 01:02:55 PM PDT 24 Mar 19 01:02:58 PM PDT 24 2044098263 ps
T241 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.2491875752 Mar 19 01:03:33 PM PDT 24 Mar 19 01:08:02 PM PDT 24 97063457486 ps
T151 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.1304697792 Mar 19 01:02:49 PM PDT 24 Mar 19 01:02:54 PM PDT 24 3096631624 ps
T242 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.1274938951 Mar 19 01:03:33 PM PDT 24 Mar 19 01:06:29 PM PDT 24 71478933073 ps
T243 /workspace/coverage/default/28.sysrst_ctrl_smoke.32153208 Mar 19 01:02:25 PM PDT 24 Mar 19 01:02:27 PM PDT 24 2207182766 ps
T244 /workspace/coverage/default/46.sysrst_ctrl_in_out_inverted.3963345620 Mar 19 01:03:18 PM PDT 24 Mar 19 01:03:21 PM PDT 24 2477541505 ps
T566 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.51687278 Mar 19 01:01:45 PM PDT 24 Mar 19 01:01:52 PM PDT 24 2172635888 ps
T210 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.631776708 Mar 19 01:01:29 PM PDT 24 Mar 19 01:01:45 PM PDT 24 21732228905 ps
T567 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.761690311 Mar 19 01:02:46 PM PDT 24 Mar 19 01:02:51 PM PDT 24 3631335970 ps
T568 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.4129427564 Mar 19 01:03:26 PM PDT 24 Mar 19 01:03:31 PM PDT 24 2200899269 ps
T569 /workspace/coverage/default/5.sysrst_ctrl_smoke.1996078532 Mar 19 01:01:31 PM PDT 24 Mar 19 01:01:35 PM PDT 24 2120080453 ps
T570 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.1536226199 Mar 19 01:02:09 PM PDT 24 Mar 19 01:02:39 PM PDT 24 51732999097 ps
T89 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.562618020 Mar 19 01:02:56 PM PDT 24 Mar 19 01:03:01 PM PDT 24 7297318123 ps
T571 /workspace/coverage/default/11.sysrst_ctrl_smoke.225378330 Mar 19 01:01:51 PM PDT 24 Mar 19 01:01:56 PM PDT 24 2108398229 ps
T572 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.3896298188 Mar 19 01:01:52 PM PDT 24 Mar 19 01:01:58 PM PDT 24 3289811975 ps
T573 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.505345350 Mar 19 01:02:13 PM PDT 24 Mar 19 01:02:18 PM PDT 24 3012223562 ps
T574 /workspace/coverage/default/15.sysrst_ctrl_stress_all.2189514287 Mar 19 01:02:00 PM PDT 24 Mar 19 01:02:23 PM PDT 24 453488787429 ps
T575 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.731053565 Mar 19 01:01:54 PM PDT 24 Mar 19 01:01:59 PM PDT 24 11861207466 ps
T576 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.3090319079 Mar 19 01:02:08 PM PDT 24 Mar 19 01:02:12 PM PDT 24 2530706590 ps
T577 /workspace/coverage/default/40.sysrst_ctrl_smoke.847078187 Mar 19 01:02:57 PM PDT 24 Mar 19 01:03:04 PM PDT 24 2111351815 ps
T578 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.3293062357 Mar 19 01:01:31 PM PDT 24 Mar 19 01:01:34 PM PDT 24 2618764486 ps
T579 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.666181018 Mar 19 01:01:58 PM PDT 24 Mar 19 01:02:00 PM PDT 24 2031671040 ps
T295 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.3356900012 Mar 19 01:01:34 PM PDT 24 Mar 19 01:02:05 PM PDT 24 42109913189 ps
T580 /workspace/coverage/default/48.sysrst_ctrl_ultra_low_pwr.2818752441 Mar 19 01:03:25 PM PDT 24 Mar 19 01:03:36 PM PDT 24 3823827238 ps
T581 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.1431307440 Mar 19 01:02:16 PM PDT 24 Mar 19 01:02:19 PM PDT 24 2063125739 ps
T582 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.1263189411 Mar 19 01:01:42 PM PDT 24 Mar 19 01:01:52 PM PDT 24 2513141489 ps
T583 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.785585542 Mar 19 01:02:38 PM PDT 24 Mar 19 01:02:41 PM PDT 24 2490413222 ps
T376 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.2367584861 Mar 19 01:03:41 PM PDT 24 Mar 19 01:04:53 PM PDT 24 101532790535 ps
T584 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.2164932534 Mar 19 01:02:56 PM PDT 24 Mar 19 01:02:58 PM PDT 24 2675127806 ps
T585 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.3539291862 Mar 19 01:02:43 PM PDT 24 Mar 19 01:02:51 PM PDT 24 2453522231 ps
T586 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.739025370 Mar 19 01:03:40 PM PDT 24 Mar 19 01:03:57 PM PDT 24 21345576742 ps
T587 /workspace/coverage/default/31.sysrst_ctrl_alert_test.1585439633 Mar 19 01:02:39 PM PDT 24 Mar 19 01:02:45 PM PDT 24 2012615059 ps
T588 /workspace/coverage/default/6.sysrst_ctrl_stress_all_with_rand_reset.3668272248 Mar 19 01:01:40 PM PDT 24 Mar 19 01:02:34 PM PDT 24 20907246078 ps
T589 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.1504980983 Mar 19 01:02:56 PM PDT 24 Mar 19 01:03:57 PM PDT 24 88519292358 ps
T590 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.2547862797 Mar 19 01:02:47 PM PDT 24 Mar 19 01:02:48 PM PDT 24 3275291331 ps
T591 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.1476252837 Mar 19 01:02:59 PM PDT 24 Mar 19 01:03:04 PM PDT 24 4208370336 ps
T592 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.1504666950 Mar 19 01:02:35 PM PDT 24 Mar 19 01:02:41 PM PDT 24 3049835310 ps
T593 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.102827544 Mar 19 01:03:26 PM PDT 24 Mar 19 01:03:34 PM PDT 24 2520165158 ps
T594 /workspace/coverage/default/39.sysrst_ctrl_stress_all.193034268 Mar 19 01:02:57 PM PDT 24 Mar 19 01:03:29 PM PDT 24 16044654725 ps
T595 /workspace/coverage/default/16.sysrst_ctrl_stress_all.3970002777 Mar 19 01:01:58 PM PDT 24 Mar 19 01:02:09 PM PDT 24 17231630337 ps
T596 /workspace/coverage/default/41.sysrst_ctrl_stress_all.2135480656 Mar 19 01:03:06 PM PDT 24 Mar 19 01:03:12 PM PDT 24 9189599715 ps
T597 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.4066664585 Mar 19 01:03:37 PM PDT 24 Mar 19 01:05:09 PM PDT 24 139024730583 ps
T598 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.1215240840 Mar 19 01:01:23 PM PDT 24 Mar 19 01:01:27 PM PDT 24 3798074134 ps
T599 /workspace/coverage/default/12.sysrst_ctrl_alert_test.219406816 Mar 19 01:01:50 PM PDT 24 Mar 19 01:01:52 PM PDT 24 2037286864 ps
T600 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.1708199087 Mar 19 01:01:57 PM PDT 24 Mar 19 01:02:05 PM PDT 24 2610947538 ps
T601 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.3190395502 Mar 19 01:02:23 PM PDT 24 Mar 19 01:02:32 PM PDT 24 3586713251 ps
T602 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.3375343094 Mar 19 01:03:15 PM PDT 24 Mar 19 01:03:18 PM PDT 24 10634740816 ps
T371 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.3436143820 Mar 19 01:02:56 PM PDT 24 Mar 19 01:06:56 PM PDT 24 183556833021 ps
T363 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.1231740518 Mar 19 01:01:23 PM PDT 24 Mar 19 01:04:33 PM PDT 24 152797842841 ps
T603 /workspace/coverage/default/6.sysrst_ctrl_pin_access_test.2663197004 Mar 19 01:01:31 PM PDT 24 Mar 19 01:01:38 PM PDT 24 2180389168 ps
T604 /workspace/coverage/default/4.sysrst_ctrl_smoke.1998291795 Mar 19 01:01:30 PM PDT 24 Mar 19 01:01:34 PM PDT 24 2112058354 ps
T605 /workspace/coverage/default/48.sysrst_ctrl_smoke.3534274439 Mar 19 01:03:25 PM PDT 24 Mar 19 01:03:34 PM PDT 24 2113007887 ps
T606 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.176581420 Mar 19 01:02:37 PM PDT 24 Mar 19 01:02:39 PM PDT 24 2662734433 ps
T607 /workspace/coverage/default/2.sysrst_ctrl_alert_test.2900611424 Mar 19 01:01:32 PM PDT 24 Mar 19 01:01:35 PM PDT 24 2059158685 ps
T608 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst.1776108242 Mar 19 01:01:19 PM PDT 24 Mar 19 01:01:26 PM PDT 24 2203929312 ps
T130 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.1148596283 Mar 19 01:02:57 PM PDT 24 Mar 19 01:03:38 PM PDT 24 175717929361 ps
T609 /workspace/coverage/default/30.sysrst_ctrl_stress_all.1118140706 Mar 19 01:02:41 PM PDT 24 Mar 19 01:02:52 PM PDT 24 8318133859 ps
T610 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.4050541222 Mar 19 01:01:32 PM PDT 24 Mar 19 01:01:34 PM PDT 24 2476848763 ps
T611 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.3059382280 Mar 19 01:03:39 PM PDT 24 Mar 19 01:06:21 PM PDT 24 61360133665 ps
T191 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.2213963307 Mar 19 01:02:42 PM PDT 24 Mar 19 01:05:13 PM PDT 24 60128828090 ps
T612 /workspace/coverage/default/25.sysrst_ctrl_smoke.1381686419 Mar 19 01:02:17 PM PDT 24 Mar 19 01:02:18 PM PDT 24 2171156649 ps
T613 /workspace/coverage/default/49.sysrst_ctrl_smoke.1175677207 Mar 19 01:03:26 PM PDT 24 Mar 19 01:03:35 PM PDT 24 2108637216 ps
T365 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.2346722902 Mar 19 01:03:45 PM PDT 24 Mar 19 01:06:20 PM PDT 24 227963287669 ps
T614 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.4283089015 Mar 19 01:01:40 PM PDT 24 Mar 19 01:01:43 PM PDT 24 2633332683 ps
T615 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.1207247921 Mar 19 01:03:41 PM PDT 24 Mar 19 01:04:13 PM PDT 24 41304235219 ps
T616 /workspace/coverage/default/23.sysrst_ctrl_alert_test.3232564788 Mar 19 01:02:16 PM PDT 24 Mar 19 01:02:22 PM PDT 24 2012699514 ps
T617 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.1048798371 Mar 19 01:02:21 PM PDT 24 Mar 19 01:02:23 PM PDT 24 2632951303 ps
T618 /workspace/coverage/default/45.sysrst_ctrl_combo_detect_with_pre_cond.75661360 Mar 19 01:03:15 PM PDT 24 Mar 19 01:03:48 PM PDT 24 47738113050 ps
T619 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.1684091681 Mar 19 01:02:48 PM PDT 24 Mar 19 01:02:50 PM PDT 24 2632621382 ps
T620 /workspace/coverage/default/30.sysrst_ctrl_alert_test.2153898536 Mar 19 01:02:39 PM PDT 24 Mar 19 01:02:45 PM PDT 24 2008641164 ps
T621 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.847660775 Mar 19 01:01:50 PM PDT 24 Mar 19 01:04:55 PM PDT 24 69816368003 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%