Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.35 99.33 96.41 100.00 96.79 98.78 99.52 90.64


Total test records in report: 912
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T425 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.1092799976 May 23 12:56:08 PM PDT 24 May 23 12:56:12 PM PDT 24 2089394145 ps
T85 /workspace/coverage/default/11.sysrst_ctrl_stress_all_with_rand_reset.893905021 May 23 12:54:54 PM PDT 24 May 23 12:56:24 PM PDT 24 805610436347 ps
T426 /workspace/coverage/default/0.sysrst_ctrl_smoke.2928854945 May 23 12:53:37 PM PDT 24 May 23 12:53:45 PM PDT 24 2109177900 ps
T427 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.949873146 May 23 12:56:17 PM PDT 24 May 23 12:56:20 PM PDT 24 2889447768 ps
T428 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.2893053915 May 23 12:55:37 PM PDT 24 May 23 12:55:42 PM PDT 24 3351820777 ps
T429 /workspace/coverage/default/17.sysrst_ctrl_in_out_inverted.3336697531 May 23 12:55:07 PM PDT 24 May 23 12:55:12 PM PDT 24 2492831702 ps
T291 /workspace/coverage/default/43.sysrst_ctrl_stress_all_with_rand_reset.486848961 May 23 12:57:00 PM PDT 24 May 23 12:58:35 PM PDT 24 36056242784 ps
T293 /workspace/coverage/default/35.sysrst_ctrl_stress_all.2500700689 May 23 12:56:19 PM PDT 24 May 23 12:56:27 PM PDT 24 10541302382 ps
T116 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.3005598416 May 23 12:56:58 PM PDT 24 May 23 12:57:03 PM PDT 24 6682909817 ps
T430 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.4196821192 May 23 12:54:06 PM PDT 24 May 23 12:54:10 PM PDT 24 2215891664 ps
T431 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.1532130119 May 23 12:56:59 PM PDT 24 May 23 12:57:09 PM PDT 24 2511680395 ps
T432 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.2074191032 May 23 12:56:34 PM PDT 24 May 23 12:56:38 PM PDT 24 2632440035 ps
T433 /workspace/coverage/default/42.sysrst_ctrl_pin_override_test.1069079788 May 23 12:56:46 PM PDT 24 May 23 12:56:55 PM PDT 24 2515422638 ps
T434 /workspace/coverage/default/47.sysrst_ctrl_smoke.1349123732 May 23 12:57:02 PM PDT 24 May 23 12:57:07 PM PDT 24 2122104103 ps
T348 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.1965208118 May 23 12:57:21 PM PDT 24 May 23 12:57:35 PM PDT 24 56885805272 ps
T435 /workspace/coverage/default/36.sysrst_ctrl_smoke.1875304879 May 23 12:56:18 PM PDT 24 May 23 12:56:24 PM PDT 24 2118203760 ps
T436 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.2653259195 May 23 12:54:53 PM PDT 24 May 23 12:54:57 PM PDT 24 2475578136 ps
T437 /workspace/coverage/default/33.sysrst_ctrl_pin_override_test.425560436 May 23 12:56:17 PM PDT 24 May 23 12:56:24 PM PDT 24 2512948731 ps
T83 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.2461056295 May 23 12:55:51 PM PDT 24 May 23 12:57:11 PM PDT 24 253511969733 ps
T231 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.3919285443 May 23 12:54:52 PM PDT 24 May 23 12:54:57 PM PDT 24 6160755424 ps
T232 /workspace/coverage/default/26.sysrst_ctrl_combo_detect_with_pre_cond.1074361234 May 23 12:55:48 PM PDT 24 May 23 12:56:35 PM PDT 24 66864608632 ps
T233 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.1102575844 May 23 12:55:50 PM PDT 24 May 23 12:55:53 PM PDT 24 2624679509 ps
T234 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.4043629780 May 23 12:56:32 PM PDT 24 May 23 12:56:39 PM PDT 24 2519778801 ps
T235 /workspace/coverage/default/16.sysrst_ctrl_alert_test.541731204 May 23 12:55:06 PM PDT 24 May 23 12:55:10 PM PDT 24 2033150472 ps
T86 /workspace/coverage/default/22.sysrst_ctrl_stress_all.283199999 May 23 12:55:39 PM PDT 24 May 23 12:55:54 PM PDT 24 10350769477 ps
T236 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.1300727027 May 23 12:54:13 PM PDT 24 May 23 12:54:26 PM PDT 24 3834588389 ps
T237 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.1435016878 May 23 12:56:18 PM PDT 24 May 23 12:57:28 PM PDT 24 29220043526 ps
T238 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.1877688868 May 23 12:56:07 PM PDT 24 May 23 12:56:10 PM PDT 24 3830031725 ps
T438 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.3554073600 May 23 12:56:46 PM PDT 24 May 23 01:28:19 PM PDT 24 684121464285 ps
T439 /workspace/coverage/default/47.sysrst_ctrl_alert_test.1226476225 May 23 12:57:09 PM PDT 24 May 23 12:57:14 PM PDT 24 2043312727 ps
T440 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.1953763473 May 23 12:56:16 PM PDT 24 May 23 12:56:25 PM PDT 24 2451818533 ps
T441 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.36617260 May 23 12:57:13 PM PDT 24 May 23 12:57:21 PM PDT 24 2559805186 ps
T442 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.3059983977 May 23 12:56:50 PM PDT 24 May 23 12:57:01 PM PDT 24 3412369091 ps
T443 /workspace/coverage/default/15.sysrst_ctrl_alert_test.3323807867 May 23 12:55:08 PM PDT 24 May 23 12:55:13 PM PDT 24 2022269373 ps
T444 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.90801137 May 23 12:57:10 PM PDT 24 May 23 12:57:20 PM PDT 24 2457316355 ps
T445 /workspace/coverage/default/34.sysrst_ctrl_alert_test.1408979495 May 23 12:56:17 PM PDT 24 May 23 12:56:20 PM PDT 24 2072120609 ps
T213 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.1101203979 May 23 12:54:53 PM PDT 24 May 23 12:55:02 PM PDT 24 4775546258 ps
T446 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.4265269622 May 23 12:55:51 PM PDT 24 May 23 12:55:56 PM PDT 24 2156838577 ps
T447 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.2716282070 May 23 12:55:21 PM PDT 24 May 23 12:55:28 PM PDT 24 2242962700 ps
T448 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.1366046182 May 23 12:55:36 PM PDT 24 May 23 12:55:43 PM PDT 24 2054055463 ps
T449 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.2987962515 May 23 12:54:12 PM PDT 24 May 23 12:55:14 PM PDT 24 59124933837 ps
T450 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.306100040 May 23 12:57:10 PM PDT 24 May 23 12:57:16 PM PDT 24 2626378789 ps
T451 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.1786307650 May 23 12:57:14 PM PDT 24 May 23 12:58:23 PM PDT 24 24828677849 ps
T452 /workspace/coverage/default/32.sysrst_ctrl_alert_test.2039231414 May 23 12:56:17 PM PDT 24 May 23 12:56:24 PM PDT 24 2009851189 ps
T269 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.3528041146 May 23 12:54:14 PM PDT 24 May 23 12:54:24 PM PDT 24 22162387200 ps
T453 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.1233987379 May 23 12:57:08 PM PDT 24 May 23 01:01:02 PM PDT 24 92310490082 ps
T454 /workspace/coverage/default/25.sysrst_ctrl_alert_test.2408434805 May 23 12:55:49 PM PDT 24 May 23 12:55:56 PM PDT 24 2015139172 ps
T455 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.4018239113 May 23 12:54:56 PM PDT 24 May 23 12:55:01 PM PDT 24 2617021643 ps
T117 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.2584760893 May 23 12:55:18 PM PDT 24 May 23 12:57:07 PM PDT 24 103487180263 ps
T148 /workspace/coverage/default/42.sysrst_ctrl_in_out_inverted.479183037 May 23 12:56:44 PM PDT 24 May 23 12:56:50 PM PDT 24 2492086946 ps
T149 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.4199010887 May 23 12:54:41 PM PDT 24 May 23 12:54:49 PM PDT 24 4766608264 ps
T150 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.4056233485 May 23 12:57:09 PM PDT 24 May 23 12:58:45 PM PDT 24 63838528591 ps
T151 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.3632320829 May 23 12:54:42 PM PDT 24 May 23 12:54:52 PM PDT 24 3372622262 ps
T152 /workspace/coverage/default/3.sysrst_ctrl_stress_all.3203133363 May 23 12:53:58 PM PDT 24 May 23 12:57:47 PM PDT 24 329322521702 ps
T153 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.911818193 May 23 12:56:50 PM PDT 24 May 23 12:56:59 PM PDT 24 2446858823 ps
T154 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.621660573 May 23 12:55:18 PM PDT 24 May 23 01:00:47 PM PDT 24 124298960406 ps
T155 /workspace/coverage/default/7.sysrst_ctrl_alert_test.3483937586 May 23 12:54:26 PM PDT 24 May 23 12:54:33 PM PDT 24 2018836347 ps
T156 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.1042555256 May 23 12:56:59 PM PDT 24 May 23 12:57:05 PM PDT 24 3035519642 ps
T456 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.1808575616 May 23 12:55:19 PM PDT 24 May 23 12:55:29 PM PDT 24 2895224299 ps
T457 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.3368915129 May 23 12:56:33 PM PDT 24 May 23 12:56:44 PM PDT 24 2460709277 ps
T216 /workspace/coverage/default/2.sysrst_ctrl_stress_all.2385786596 May 23 12:53:58 PM PDT 24 May 23 12:54:23 PM PDT 24 10517482972 ps
T214 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.3036945085 May 23 12:56:30 PM PDT 24 May 23 12:57:08 PM PDT 24 758746689855 ps
T458 /workspace/coverage/default/2.sysrst_ctrl_smoke.3273927800 May 23 12:53:50 PM PDT 24 May 23 12:53:58 PM PDT 24 2113395231 ps
T459 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.2512298974 May 23 12:57:18 PM PDT 24 May 23 12:57:25 PM PDT 24 6950953228 ps
T460 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.4115846488 May 23 12:54:28 PM PDT 24 May 23 12:54:33 PM PDT 24 3963850228 ps
T331 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.3869058883 May 23 12:55:19 PM PDT 24 May 23 12:55:56 PM PDT 24 57376330353 ps
T239 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.4136474922 May 23 12:54:26 PM PDT 24 May 23 12:54:36 PM PDT 24 2701979694 ps
T461 /workspace/coverage/default/27.sysrst_ctrl_smoke.4131726073 May 23 12:55:50 PM PDT 24 May 23 12:55:53 PM PDT 24 2123171854 ps
T462 /workspace/coverage/default/11.sysrst_ctrl_stress_all.3296181314 May 23 12:54:51 PM PDT 24 May 23 12:54:55 PM PDT 24 8417558036 ps
T463 /workspace/coverage/default/14.sysrst_ctrl_alert_test.1948366924 May 23 12:55:06 PM PDT 24 May 23 12:55:11 PM PDT 24 2018289239 ps
T185 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.3021813079 May 23 12:56:05 PM PDT 24 May 23 12:56:16 PM PDT 24 3248304882 ps
T464 /workspace/coverage/default/48.sysrst_ctrl_alert_test.1035571841 May 23 12:57:09 PM PDT 24 May 23 12:57:16 PM PDT 24 2022064417 ps
T465 /workspace/coverage/default/18.sysrst_ctrl_smoke.3199956562 May 23 12:55:19 PM PDT 24 May 23 12:55:27 PM PDT 24 2114446142 ps
T466 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.3807605064 May 23 12:56:03 PM PDT 24 May 23 12:56:09 PM PDT 24 3365386063 ps
T467 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.3085469651 May 23 12:54:06 PM PDT 24 May 23 12:54:15 PM PDT 24 2610079184 ps
T468 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.2980281184 May 23 12:55:33 PM PDT 24 May 23 12:55:40 PM PDT 24 2513945751 ps
T469 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.3144429500 May 23 12:54:52 PM PDT 24 May 23 12:55:01 PM PDT 24 2509573517 ps
T470 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.3630284873 May 23 12:57:16 PM PDT 24 May 23 12:57:19 PM PDT 24 3414984724 ps
T471 /workspace/coverage/default/44.sysrst_ctrl_smoke.2797045330 May 23 12:56:58 PM PDT 24 May 23 12:57:02 PM PDT 24 2159514780 ps
T472 /workspace/coverage/default/12.sysrst_ctrl_alert_test.3089263762 May 23 12:54:56 PM PDT 24 May 23 12:55:04 PM PDT 24 2009357125 ps
T473 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.3719513174 May 23 12:54:01 PM PDT 24 May 23 12:54:11 PM PDT 24 2609976204 ps
T474 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.380927163 May 23 12:56:59 PM PDT 24 May 23 12:57:09 PM PDT 24 2610140818 ps
T475 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.3816881564 May 23 12:56:43 PM PDT 24 May 23 12:56:52 PM PDT 24 2466743153 ps
T356 /workspace/coverage/default/67.sysrst_ctrl_combo_detect_with_pre_cond.805323745 May 23 12:57:10 PM PDT 24 May 23 12:57:26 PM PDT 24 56529994855 ps
T476 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.894136092 May 23 12:56:08 PM PDT 24 May 23 12:56:14 PM PDT 24 3746336733 ps
T477 /workspace/coverage/default/21.sysrst_ctrl_flash_wr_prot_out.1755747237 May 23 12:55:36 PM PDT 24 May 23 12:55:40 PM PDT 24 2651052430 ps
T478 /workspace/coverage/default/40.sysrst_ctrl_in_out_inverted.3830094343 May 23 12:56:43 PM PDT 24 May 23 12:56:47 PM PDT 24 2490821167 ps
T479 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.2435615515 May 23 12:53:56 PM PDT 24 May 23 12:54:00 PM PDT 24 2454453058 ps
T220 /workspace/coverage/default/16.sysrst_ctrl_stress_all.2617608511 May 23 12:55:04 PM PDT 24 May 23 12:55:10 PM PDT 24 11729413386 ps
T480 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.105932302 May 23 12:55:36 PM PDT 24 May 23 12:55:40 PM PDT 24 3619030152 ps
T481 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.3401823096 May 23 12:54:40 PM PDT 24 May 23 12:54:44 PM PDT 24 3287557156 ps
T255 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.1361457613 May 23 12:54:53 PM PDT 24 May 23 12:56:22 PM PDT 24 66860621601 ps
T482 /workspace/coverage/default/26.sysrst_ctrl_ec_pwr_on_rst.900443005 May 23 12:55:49 PM PDT 24 May 23 01:28:11 PM PDT 24 773138706373 ps
T215 /workspace/coverage/default/9.sysrst_ctrl_stress_all_with_rand_reset.4281768300 May 23 12:54:44 PM PDT 24 May 23 12:57:18 PM PDT 24 56785694182 ps
T483 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.1307354465 May 23 12:53:48 PM PDT 24 May 23 12:53:56 PM PDT 24 2250778720 ps
T484 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.3811137395 May 23 12:54:39 PM PDT 24 May 23 12:57:56 PM PDT 24 1017993957590 ps
T340 /workspace/coverage/default/63.sysrst_ctrl_combo_detect_with_pre_cond.72046915 May 23 12:57:08 PM PDT 24 May 23 12:58:32 PM PDT 24 119739547165 ps
T76 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.1920548621 May 23 12:55:33 PM PDT 24 May 23 12:59:45 PM PDT 24 99052564324 ps
T97 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.2074918468 May 23 12:56:45 PM PDT 24 May 23 12:58:32 PM PDT 24 155455973924 ps
T118 /workspace/coverage/default/12.sysrst_ctrl_stress_all_with_rand_reset.2060296054 May 23 12:54:55 PM PDT 24 May 23 12:55:30 PM PDT 24 29099127773 ps
T371 /workspace/coverage/default/45.sysrst_ctrl_ultra_low_pwr.184697019 May 23 12:56:56 PM PDT 24 May 23 12:58:05 PM PDT 24 644407748225 ps
T485 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.2893478819 May 23 12:56:19 PM PDT 24 May 23 12:56:24 PM PDT 24 3209760690 ps
T486 /workspace/coverage/default/35.sysrst_ctrl_smoke.2321672395 May 23 12:56:17 PM PDT 24 May 23 12:56:20 PM PDT 24 2132358823 ps
T285 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.409515094 May 23 12:53:57 PM PDT 24 May 23 12:54:56 PM PDT 24 42016348838 ps
T487 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.1243603070 May 23 12:53:49 PM PDT 24 May 23 12:53:53 PM PDT 24 3545433120 ps
T302 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.3941026746 May 23 12:56:07 PM PDT 24 May 23 12:58:19 PM PDT 24 47269031599 ps
T488 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.14566669 May 23 12:55:19 PM PDT 24 May 23 12:55:25 PM PDT 24 2612830393 ps
T489 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.4030249166 May 23 12:54:06 PM PDT 24 May 23 12:54:15 PM PDT 24 2983332855 ps
T490 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.3837441773 May 23 12:54:26 PM PDT 24 May 23 12:54:31 PM PDT 24 2527820899 ps
T491 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.757246646 May 23 12:56:18 PM PDT 24 May 23 12:56:29 PM PDT 24 4010404629 ps
T367 /workspace/coverage/default/33.sysrst_ctrl_stress_all_with_rand_reset.3567807818 May 23 12:56:17 PM PDT 24 May 23 12:57:09 PM PDT 24 36398184041 ps
T492 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.2248051443 May 23 12:55:36 PM PDT 24 May 23 12:55:44 PM PDT 24 4499200629 ps
T493 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.1438786958 May 23 12:55:53 PM PDT 24 May 23 12:56:00 PM PDT 24 3634700366 ps
T494 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.2968416870 May 23 12:55:38 PM PDT 24 May 23 12:55:42 PM PDT 24 3413768425 ps
T98 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.4172440104 May 23 12:54:26 PM PDT 24 May 23 12:54:38 PM PDT 24 35879859578 ps
T495 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.3998907327 May 23 12:56:58 PM PDT 24 May 23 12:57:20 PM PDT 24 25846665832 ps
T496 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.1430569520 May 23 12:55:38 PM PDT 24 May 23 12:55:42 PM PDT 24 2535278169 ps
T221 /workspace/coverage/default/34.sysrst_ctrl_stress_all_with_rand_reset.1224522964 May 23 12:56:19 PM PDT 24 May 23 12:57:04 PM PDT 24 68746446081 ps
T497 /workspace/coverage/default/19.sysrst_ctrl_smoke.2885756325 May 23 12:55:21 PM PDT 24 May 23 12:55:24 PM PDT 24 2145070111 ps
T498 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.286543276 May 23 12:53:47 PM PDT 24 May 23 12:53:55 PM PDT 24 2515137501 ps
T157 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.1341653202 May 23 12:55:19 PM PDT 24 May 23 12:55:26 PM PDT 24 3932455462 ps
T200 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.510745479 May 23 12:56:57 PM PDT 24 May 23 12:57:01 PM PDT 24 2106339275 ps
T201 /workspace/coverage/default/24.sysrst_ctrl_stress_all.1505518355 May 23 12:55:37 PM PDT 24 May 23 12:56:12 PM PDT 24 13345006356 ps
T202 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst.1760465939 May 23 12:53:34 PM PDT 24 May 23 12:53:39 PM PDT 24 2209298513 ps
T203 /workspace/coverage/default/23.sysrst_ctrl_pin_override_test.153579789 May 23 12:55:38 PM PDT 24 May 23 12:55:43 PM PDT 24 2520404096 ps
T204 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.2476571965 May 23 12:56:31 PM PDT 24 May 23 12:56:36 PM PDT 24 4425898762 ps
T205 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.109926228 May 23 12:54:12 PM PDT 24 May 23 12:54:31 PM PDT 24 23851247371 ps
T206 /workspace/coverage/default/18.sysrst_ctrl_stress_all.3073584280 May 23 12:55:21 PM PDT 24 May 23 12:55:31 PM PDT 24 18044042282 ps
T207 /workspace/coverage/default/49.sysrst_ctrl_stress_all.3454962230 May 23 12:57:12 PM PDT 24 May 23 12:57:33 PM PDT 24 7086622593 ps
T80 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.3202299517 May 23 12:57:22 PM PDT 24 May 23 12:58:06 PM PDT 24 83841990977 ps
T499 /workspace/coverage/default/44.sysrst_ctrl_edge_detect.4218414154 May 23 12:56:55 PM PDT 24 May 23 12:57:03 PM PDT 24 3167540053 ps
T256 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.1755658385 May 23 12:55:18 PM PDT 24 May 23 12:57:29 PM PDT 24 92160474730 ps
T366 /workspace/coverage/default/26.sysrst_ctrl_stress_all.2759276977 May 23 12:55:51 PM PDT 24 May 23 12:56:03 PM PDT 24 18468902460 ps
T500 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.4253139576 May 23 12:54:40 PM PDT 24 May 23 12:54:44 PM PDT 24 3486601449 ps
T501 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.3944389903 May 23 12:56:05 PM PDT 24 May 23 12:58:40 PM PDT 24 65047662313 ps
T502 /workspace/coverage/default/33.sysrst_ctrl_pin_access_test.3634100086 May 23 12:56:24 PM PDT 24 May 23 12:56:27 PM PDT 24 2235748573 ps
T503 /workspace/coverage/default/38.sysrst_ctrl_auto_blk_key_output.934342628 May 23 12:56:34 PM PDT 24 May 23 12:56:39 PM PDT 24 3841136760 ps
T504 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.3987660146 May 23 12:56:46 PM PDT 24 May 23 12:56:51 PM PDT 24 2528235735 ps
T505 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.69631892 May 23 12:56:43 PM PDT 24 May 23 12:56:48 PM PDT 24 3064436618 ps
T217 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.2743672681 May 23 12:55:37 PM PDT 24 May 23 12:55:45 PM PDT 24 4418147837 ps
T506 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.2510474346 May 23 12:56:44 PM PDT 24 May 23 12:57:04 PM PDT 24 24597361730 ps
T507 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.4139667063 May 23 12:57:20 PM PDT 24 May 23 12:57:35 PM PDT 24 21843330503 ps
T355 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.1330719070 May 23 12:54:06 PM PDT 24 May 23 12:55:45 PM PDT 24 37587756009 ps
T508 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.1472843406 May 23 12:57:10 PM PDT 24 May 23 01:01:16 PM PDT 24 119901151524 ps
T509 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.2223920504 May 23 12:55:08 PM PDT 24 May 23 12:55:13 PM PDT 24 2618545912 ps
T361 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.802754846 May 23 12:57:12 PM PDT 24 May 23 12:57:27 PM PDT 24 82074460368 ps
T510 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.3007967507 May 23 12:53:58 PM PDT 24 May 23 12:54:08 PM PDT 24 2510060770 ps
T119 /workspace/coverage/default/38.sysrst_ctrl_ultra_low_pwr.1233322668 May 23 12:56:34 PM PDT 24 May 23 12:56:38 PM PDT 24 3669165650 ps
T265 /workspace/coverage/default/41.sysrst_ctrl_combo_detect.1322268174 May 23 12:56:46 PM PDT 24 May 23 12:58:03 PM PDT 24 112254640925 ps
T511 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.2381428508 May 23 12:54:06 PM PDT 24 May 23 12:54:14 PM PDT 24 2256897164 ps
T512 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.1236691178 May 23 12:55:54 PM PDT 24 May 23 12:55:59 PM PDT 24 2467887244 ps
T513 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.1182581146 May 23 12:55:20 PM PDT 24 May 23 12:55:25 PM PDT 24 2019534911 ps
T514 /workspace/coverage/default/42.sysrst_ctrl_stress_all.2294148649 May 23 12:56:45 PM PDT 24 May 23 01:00:13 PM PDT 24 312638329343 ps
T515 /workspace/coverage/default/18.sysrst_ctrl_alert_test.2008730696 May 23 12:55:18 PM PDT 24 May 23 12:55:26 PM PDT 24 2010231384 ps
T335 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.4136379599 May 23 12:56:30 PM PDT 24 May 23 12:58:33 PM PDT 24 98267197327 ps
T516 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.2896632691 May 23 12:57:26 PM PDT 24 May 23 12:57:39 PM PDT 24 31600115923 ps
T240 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.3021859871 May 23 12:55:54 PM PDT 24 May 23 12:55:59 PM PDT 24 5642815508 ps
T517 /workspace/coverage/default/43.sysrst_ctrl_alert_test.1380635320 May 23 12:56:59 PM PDT 24 May 23 12:57:03 PM PDT 24 2110840891 ps
T354 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.1356357440 May 23 12:55:49 PM PDT 24 May 23 01:03:49 PM PDT 24 194776988532 ps
T518 /workspace/coverage/default/16.sysrst_ctrl_ec_pwr_on_rst.1091801431 May 23 12:55:07 PM PDT 24 May 23 12:55:23 PM PDT 24 4813407507 ps
T345 /workspace/coverage/default/37.sysrst_ctrl_combo_detect_with_pre_cond.1556322285 May 23 12:56:30 PM PDT 24 May 23 01:02:37 PM PDT 24 141877991566 ps
T519 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.4028019526 May 23 12:57:22 PM PDT 24 May 23 01:00:14 PM PDT 24 74097181315 ps
T266 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.2480193891 May 23 12:53:49 PM PDT 24 May 23 12:56:42 PM PDT 24 66881840361 ps
T520 /workspace/coverage/default/1.sysrst_ctrl_alert_test.1076942577 May 23 12:53:51 PM PDT 24 May 23 12:53:58 PM PDT 24 2013426424 ps
T521 /workspace/coverage/default/45.sysrst_ctrl_alert_test.2505979107 May 23 12:56:55 PM PDT 24 May 23 12:57:01 PM PDT 24 2018546383 ps
T522 /workspace/coverage/default/1.sysrst_ctrl_pin_override_test.3800134997 May 23 12:53:59 PM PDT 24 May 23 12:54:08 PM PDT 24 2507754841 ps
T364 /workspace/coverage/default/55.sysrst_ctrl_combo_detect_with_pre_cond.3785945979 May 23 12:57:08 PM PDT 24 May 23 12:57:36 PM PDT 24 69254504232 ps
T523 /workspace/coverage/default/32.sysrst_ctrl_combo_detect_with_pre_cond.2275619115 May 23 12:56:19 PM PDT 24 May 23 12:57:29 PM PDT 24 53201935664 ps
T524 /workspace/coverage/default/46.sysrst_ctrl_ec_pwr_on_rst.1128707493 May 23 12:57:00 PM PDT 24 May 23 12:57:12 PM PDT 24 3507796749 ps
T525 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.4203047120 May 23 12:55:36 PM PDT 24 May 23 12:55:43 PM PDT 24 2515651003 ps
T351 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.2732642190 May 23 12:56:58 PM PDT 24 May 23 12:58:23 PM PDT 24 120682595933 ps
T526 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.1914017158 May 23 12:55:06 PM PDT 24 May 23 12:55:09 PM PDT 24 2538489665 ps
T99 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.1967325035 May 23 12:57:18 PM PDT 24 May 23 12:58:00 PM PDT 24 59232948672 ps
T527 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.1439101108 May 23 12:56:49 PM PDT 24 May 23 12:57:01 PM PDT 24 3026864109 ps
T81 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.2705305639 May 23 12:57:16 PM PDT 24 May 23 12:59:32 PM PDT 24 52418834007 ps
T528 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.2701463069 May 23 12:55:39 PM PDT 24 May 23 12:59:36 PM PDT 24 365165143208 ps
T529 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.2127591041 May 23 12:55:06 PM PDT 24 May 23 12:56:04 PM PDT 24 21832627408 ps
T530 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.1578404108 May 23 12:55:20 PM PDT 24 May 23 12:55:27 PM PDT 24 4049190311 ps
T531 /workspace/coverage/default/29.sysrst_ctrl_stress_all.690148049 May 23 12:56:02 PM PDT 24 May 23 12:56:37 PM PDT 24 13441102989 ps
T532 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.2732325204 May 23 12:56:03 PM PDT 24 May 23 12:56:08 PM PDT 24 4588832622 ps
T533 /workspace/coverage/default/26.sysrst_ctrl_smoke.2184679433 May 23 12:55:50 PM PDT 24 May 23 12:55:55 PM PDT 24 2119716466 ps
T534 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.197735041 May 23 12:56:55 PM PDT 24 May 23 12:56:59 PM PDT 24 2635272876 ps
T257 /workspace/coverage/default/48.sysrst_ctrl_stress_all.676154390 May 23 12:57:11 PM PDT 24 May 23 12:59:19 PM PDT 24 50595828571 ps
T535 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.2944470713 May 23 12:56:08 PM PDT 24 May 23 12:56:11 PM PDT 24 3450977840 ps
T536 /workspace/coverage/default/38.sysrst_ctrl_combo_detect.3488652098 May 23 12:56:34 PM PDT 24 May 23 01:01:55 PM PDT 24 124624938601 ps
T537 /workspace/coverage/default/32.sysrst_ctrl_ec_pwr_on_rst.3109935194 May 23 12:56:02 PM PDT 24 May 23 12:56:06 PM PDT 24 2877044530 ps
T538 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.1937296198 May 23 12:54:39 PM PDT 24 May 23 12:54:41 PM PDT 24 2511162828 ps
T539 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.1664404228 May 23 12:56:32 PM PDT 24 May 23 12:56:36 PM PDT 24 2634503973 ps
T540 /workspace/coverage/default/17.sysrst_ctrl_smoke.698539437 May 23 12:55:04 PM PDT 24 May 23 12:55:12 PM PDT 24 2114273497 ps
T541 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.2223173026 May 23 12:56:58 PM PDT 24 May 23 12:57:06 PM PDT 24 2721378770 ps
T542 /workspace/coverage/default/7.sysrst_ctrl_auto_blk_key_output.1921153919 May 23 12:54:26 PM PDT 24 May 23 12:54:31 PM PDT 24 3597247867 ps
T100 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.2372600002 May 23 12:55:33 PM PDT 24 May 23 12:56:36 PM PDT 24 43752333966 ps
T543 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.1026120458 May 23 12:56:56 PM PDT 24 May 23 01:03:04 PM PDT 24 1312131432296 ps
T544 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.222323993 May 23 12:54:52 PM PDT 24 May 23 12:54:54 PM PDT 24 2183698186 ps
T545 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.2509215754 May 23 12:56:34 PM PDT 24 May 23 12:57:11 PM PDT 24 27088172607 ps
T546 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.158279068 May 23 12:54:39 PM PDT 24 May 23 12:54:59 PM PDT 24 2129129662043 ps
T547 /workspace/coverage/default/40.sysrst_ctrl_ec_pwr_on_rst.445396212 May 23 12:56:44 PM PDT 24 May 23 12:56:51 PM PDT 24 3786337720 ps
T548 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.754297691 May 23 12:53:47 PM PDT 24 May 23 12:53:53 PM PDT 24 10864969255 ps
T73 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.3319613352 May 23 12:53:59 PM PDT 24 May 23 12:55:14 PM PDT 24 27780756197 ps
T549 /workspace/coverage/default/14.sysrst_ctrl_stress_all.3917834422 May 23 12:55:07 PM PDT 24 May 23 12:55:15 PM PDT 24 7280190383 ps
T208 /workspace/coverage/default/40.sysrst_ctrl_stress_all_with_rand_reset.1679420168 May 23 12:56:43 PM PDT 24 May 23 12:57:23 PM PDT 24 118234732557 ps
T163 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.4188716432 May 23 12:57:00 PM PDT 24 May 23 12:57:11 PM PDT 24 6204977402 ps
T120 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.16588850 May 23 12:57:18 PM PDT 24 May 23 12:58:45 PM PDT 24 111211662280 ps
T550 /workspace/coverage/default/4.sysrst_ctrl_stress_all.808153250 May 23 12:54:14 PM PDT 24 May 23 12:54:33 PM PDT 24 6622988020 ps
T551 /workspace/coverage/default/14.sysrst_ctrl_pin_access_test.34879439 May 23 12:54:53 PM PDT 24 May 23 12:55:01 PM PDT 24 2229730862 ps
T552 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.914316972 May 23 12:55:36 PM PDT 24 May 23 12:55:39 PM PDT 24 2117742325 ps
T553 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1570870112 May 23 12:53:59 PM PDT 24 May 23 12:54:04 PM PDT 24 2546750197 ps
T554 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.3761517600 May 23 12:56:35 PM PDT 24 May 23 12:56:45 PM PDT 24 3052607079 ps
T555 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.2300961735 May 23 12:55:18 PM PDT 24 May 23 12:55:24 PM PDT 24 2510061776 ps
T556 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.2497888316 May 23 12:55:20 PM PDT 24 May 23 01:09:45 PM PDT 24 314275099931 ps
T557 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.489965586 May 23 12:55:20 PM PDT 24 May 23 12:55:23 PM PDT 24 5545266199 ps
T558 /workspace/coverage/default/41.sysrst_ctrl_smoke.1615724011 May 23 12:56:45 PM PDT 24 May 23 12:56:50 PM PDT 24 2119139501 ps
T559 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.639040584 May 23 12:54:53 PM PDT 24 May 23 12:54:57 PM PDT 24 2061944186 ps
T560 /workspace/coverage/default/13.sysrst_ctrl_stress_all.1595125833 May 23 12:54:52 PM PDT 24 May 23 12:55:02 PM PDT 24 13339976319 ps
T561 /workspace/coverage/default/8.sysrst_ctrl_ultra_low_pwr.2353185048 May 23 12:54:40 PM PDT 24 May 23 12:54:45 PM PDT 24 10496746904 ps
T562 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.1959415128 May 23 12:54:53 PM PDT 24 May 23 12:55:02 PM PDT 24 4594448730 ps
T563 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.258455486 May 23 12:54:27 PM PDT 24 May 23 12:54:32 PM PDT 24 2487438007 ps
T303 /workspace/coverage/default/30.sysrst_ctrl_stress_all_with_rand_reset.1965923920 May 23 12:56:08 PM PDT 24 May 23 12:58:49 PM PDT 24 61538055578 ps
T564 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.2578873973 May 23 12:56:02 PM PDT 24 May 23 12:56:04 PM PDT 24 2537624565 ps
T565 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.4196372073 May 23 12:53:50 PM PDT 24 May 23 12:53:58 PM PDT 24 2185658810 ps
T566 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.2991089628 May 23 12:53:59 PM PDT 24 May 23 12:54:05 PM PDT 24 10657848920 ps
T567 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.2251887889 May 23 12:55:48 PM PDT 24 May 23 12:55:52 PM PDT 24 2992731341 ps
T568 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.3364250860 May 23 12:55:36 PM PDT 24 May 23 12:55:40 PM PDT 24 2267603218 ps
T569 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.3871769181 May 23 12:53:32 PM PDT 24 May 23 12:53:37 PM PDT 24 2462930301 ps
T570 /workspace/coverage/default/31.sysrst_ctrl_stress_all.2706605040 May 23 12:56:08 PM PDT 24 May 23 12:56:52 PM PDT 24 17170867963 ps
T571 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.1602524024 May 23 12:56:58 PM PDT 24 May 23 12:57:04 PM PDT 24 2449967712 ps
T143 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.1868559789 May 23 12:57:08 PM PDT 24 May 23 12:57:17 PM PDT 24 3720059197 ps
T572 /workspace/coverage/default/21.sysrst_ctrl_alert_test.2551836586 May 23 12:55:39 PM PDT 24 May 23 12:55:44 PM PDT 24 2020772203 ps
T573 /workspace/coverage/default/12.sysrst_ctrl_ultra_low_pwr.3104765297 May 23 12:54:53 PM PDT 24 May 23 12:55:01 PM PDT 24 5077472075 ps
T359 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.1949260563 May 23 12:54:52 PM PDT 24 May 23 12:55:51 PM PDT 24 79229294040 ps
T344 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.2527442765 May 23 12:55:18 PM PDT 24 May 23 12:56:50 PM PDT 24 146936556546 ps
T329 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.322826150 May 23 12:56:04 PM PDT 24 May 23 12:57:23 PM PDT 24 63984724921 ps
T574 /workspace/coverage/default/3.sysrst_ctrl_ec_pwr_on_rst.826536161 May 23 12:53:58 PM PDT 24 May 23 12:54:07 PM PDT 24 2592568912 ps
T241 /workspace/coverage/default/0.sysrst_ctrl_edge_detect.3924803555 May 23 12:53:53 PM PDT 24 May 23 12:53:57 PM PDT 24 3053495480 ps
T575 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.780238046 May 23 12:55:36 PM PDT 24 May 23 12:55:45 PM PDT 24 2613353535 ps
T576 /workspace/coverage/default/38.sysrst_ctrl_alert_test.3464785941 May 23 12:56:31 PM PDT 24 May 23 12:56:35 PM PDT 24 2040893129 ps
T577 /workspace/coverage/default/13.sysrst_ctrl_alert_test.2838588349 May 23 12:54:53 PM PDT 24 May 23 12:54:58 PM PDT 24 2017835540 ps
T578 /workspace/coverage/default/17.sysrst_ctrl_alert_test.2026081267 May 23 12:55:21 PM PDT 24 May 23 12:55:24 PM PDT 24 2070478358 ps
T248 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.4030005759 May 23 12:57:22 PM PDT 24 May 23 01:02:19 PM PDT 24 233499391849 ps
T579 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.2834652008 May 23 12:54:27 PM PDT 24 May 23 12:54:38 PM PDT 24 2611583424 ps
T304 /workspace/coverage/default/14.sysrst_ctrl_stress_all_with_rand_reset.1333217839 May 23 12:55:06 PM PDT 24 May 23 12:55:58 PM PDT 24 19630514695 ps
T580 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.295340757 May 23 12:54:28 PM PDT 24 May 23 12:54:35 PM PDT 24 2080063119 ps
T358 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.884221601 May 23 12:56:18 PM PDT 24 May 23 12:57:00 PM PDT 24 184999872537 ps
T101 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.3311245112 May 23 12:56:32 PM PDT 24 May 23 12:57:28 PM PDT 24 108895901531 ps
T581 /workspace/coverage/default/37.sysrst_ctrl_ec_pwr_on_rst.1355195029 May 23 12:56:32 PM PDT 24 May 23 12:56:43 PM PDT 24 3344127395 ps
T582 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.3255532727 May 23 12:54:41 PM PDT 24 May 23 12:54:48 PM PDT 24 3104652744 ps
T583 /workspace/coverage/default/31.sysrst_ctrl_alert_test.3079357516 May 23 12:56:03 PM PDT 24 May 23 12:56:06 PM PDT 24 2038812305 ps
T584 /workspace/coverage/default/31.sysrst_ctrl_combo_detect_with_pre_cond.2166450267 May 23 12:56:03 PM PDT 24 May 23 12:58:18 PM PDT 24 67648459283 ps
T585 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.3576298689 May 23 12:55:18 PM PDT 24 May 23 12:55:22 PM PDT 24 2491761458 ps
T586 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.2512023212 May 23 12:55:19 PM PDT 24 May 23 12:55:28 PM PDT 24 2512441617 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%