Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.54 98.79 96.76 100.00 95.51 98.26 99.33 94.14


Total test records in report: 913
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T434 /workspace/coverage/default/49.sysrst_ctrl_ec_pwr_on_rst.1773521630 May 28 01:42:15 PM PDT 24 May 28 01:47:43 PM PDT 24 1023622119526 ps
T435 /workspace/coverage/default/12.sysrst_ctrl_alert_test.3751321668 May 28 01:39:49 PM PDT 24 May 28 01:39:58 PM PDT 24 2010956796 ps
T436 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.4093978610 May 28 01:42:16 PM PDT 24 May 28 01:42:29 PM PDT 24 2464300504 ps
T437 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.1285074038 May 28 01:42:02 PM PDT 24 May 28 02:02:00 PM PDT 24 902433067824 ps
T438 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.743295012 May 28 01:39:12 PM PDT 24 May 28 01:51:07 PM PDT 24 280719328888 ps
T309 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.3737840691 May 28 01:42:02 PM PDT 24 May 28 01:42:12 PM PDT 24 2519023746 ps
T383 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.1406066189 May 28 01:40:14 PM PDT 24 May 28 01:41:55 PM PDT 24 271375389359 ps
T439 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.96419424 May 28 01:41:26 PM PDT 24 May 28 01:41:30 PM PDT 24 2618770180 ps
T440 /workspace/coverage/default/30.sysrst_ctrl_ec_pwr_on_rst.2402594974 May 28 01:40:35 PM PDT 24 May 28 01:40:46 PM PDT 24 3631312359 ps
T441 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.2698408599 May 28 01:39:52 PM PDT 24 May 28 01:39:57 PM PDT 24 2538626333 ps
T166 /workspace/coverage/default/16.sysrst_ctrl_stress_all_with_rand_reset.3404665632 May 28 01:39:53 PM PDT 24 May 28 01:42:07 PM PDT 24 49396489887 ps
T299 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.3497254550 May 28 01:39:58 PM PDT 24 May 28 01:47:34 PM PDT 24 181990111744 ps
T442 /workspace/coverage/default/27.sysrst_ctrl_stress_all_with_rand_reset.2967842283 May 28 01:40:36 PM PDT 24 May 28 01:41:06 PM PDT 24 167255261945 ps
T367 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.594094801 May 28 01:42:07 PM PDT 24 May 28 01:42:52 PM PDT 24 54840406013 ps
T443 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.3384422308 May 28 01:39:43 PM PDT 24 May 28 01:39:53 PM PDT 24 2236369893 ps
T444 /workspace/coverage/default/14.sysrst_ctrl_alert_test.1973373050 May 28 01:39:52 PM PDT 24 May 28 01:39:57 PM PDT 24 2031872610 ps
T445 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.1121447486 May 28 01:39:58 PM PDT 24 May 28 01:40:04 PM PDT 24 2477639870 ps
T310 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.3349720920 May 28 01:42:01 PM PDT 24 May 28 01:42:12 PM PDT 24 2514810742 ps
T350 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.535393507 May 28 01:42:04 PM PDT 24 May 28 01:44:12 PM PDT 24 90527186072 ps
T114 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.2316456280 May 28 01:42:24 PM PDT 24 May 28 01:42:59 PM PDT 24 24839518438 ps
T446 /workspace/coverage/default/8.sysrst_ctrl_ec_pwr_on_rst.1861319476 May 28 01:39:31 PM PDT 24 May 28 01:39:38 PM PDT 24 2926000577 ps
T447 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.196747459 May 28 01:39:03 PM PDT 24 May 28 01:39:12 PM PDT 24 2415263678 ps
T448 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.474972066 May 28 01:42:05 PM PDT 24 May 28 01:42:21 PM PDT 24 2613190273 ps
T356 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.2836428478 May 28 01:39:42 PM PDT 24 May 28 01:42:00 PM PDT 24 54534366808 ps
T449 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.1122618088 May 28 01:41:43 PM PDT 24 May 28 01:41:52 PM PDT 24 2610823473 ps
T450 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.560341355 May 28 01:40:02 PM PDT 24 May 28 01:40:06 PM PDT 24 2537429337 ps
T451 /workspace/coverage/default/18.sysrst_ctrl_flash_wr_prot_out.653695318 May 28 01:39:58 PM PDT 24 May 28 01:40:04 PM PDT 24 2636348715 ps
T452 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.3425777111 May 28 01:40:17 PM PDT 24 May 28 01:40:23 PM PDT 24 2631289063 ps
T106 /workspace/coverage/default/42.sysrst_ctrl_stress_all_with_rand_reset.2650158810 May 28 01:42:06 PM PDT 24 May 28 01:44:11 PM PDT 24 354505491376 ps
T371 /workspace/coverage/default/2.sysrst_ctrl_stress_all.1511844909 May 28 01:39:14 PM PDT 24 May 28 01:43:14 PM PDT 24 166995999828 ps
T177 /workspace/coverage/default/46.sysrst_ctrl_stress_all_with_rand_reset.820686558 May 28 01:42:09 PM PDT 24 May 28 01:42:39 PM PDT 24 57061699660 ps
T158 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.1404494295 May 28 01:41:14 PM PDT 24 May 28 01:41:18 PM PDT 24 8861129257 ps
T453 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.3814692686 May 28 01:39:03 PM PDT 24 May 28 01:39:12 PM PDT 24 3043522993 ps
T365 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_with_pre_cond.2938610222 May 28 01:39:16 PM PDT 24 May 28 01:44:03 PM PDT 24 179025272455 ps
T302 /workspace/coverage/default/23.sysrst_ctrl_stress_all_with_rand_reset.3107103842 May 28 01:40:16 PM PDT 24 May 28 01:41:14 PM PDT 24 22195381714 ps
T303 /workspace/coverage/default/20.sysrst_ctrl_stress_all_with_rand_reset.137241932 May 28 01:40:02 PM PDT 24 May 28 01:41:43 PM PDT 24 162249754232 ps
T178 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.2014459994 May 28 01:39:16 PM PDT 24 May 28 01:39:24 PM PDT 24 4731157747 ps
T454 /workspace/coverage/default/26.sysrst_ctrl_alert_test.3002748407 May 28 01:40:39 PM PDT 24 May 28 01:40:48 PM PDT 24 2012587769 ps
T115 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.4167799075 May 28 01:41:42 PM PDT 24 May 28 01:44:26 PM PDT 24 60960265004 ps
T455 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.2433653674 May 28 01:40:54 PM PDT 24 May 28 01:42:43 PM PDT 24 73708724313 ps
T456 /workspace/coverage/default/46.sysrst_ctrl_smoke.3015400816 May 28 01:42:10 PM PDT 24 May 28 01:42:23 PM PDT 24 2134922295 ps
T349 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.3065759289 May 28 01:39:35 PM PDT 24 May 28 01:47:21 PM PDT 24 195697606993 ps
T457 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.1284326282 May 28 01:40:18 PM PDT 24 May 28 01:40:31 PM PDT 24 3534788430 ps
T343 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.849920793 May 28 01:40:09 PM PDT 24 May 28 01:44:26 PM PDT 24 92519667669 ps
T179 /workspace/coverage/default/37.sysrst_ctrl_stress_all.3365092042 May 28 01:42:01 PM PDT 24 May 28 01:42:08 PM PDT 24 11505627534 ps
T458 /workspace/coverage/default/26.sysrst_ctrl_smoke.372704889 May 28 01:40:16 PM PDT 24 May 28 01:40:26 PM PDT 24 2114448439 ps
T384 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.1307340725 May 28 01:42:14 PM PDT 24 May 28 01:42:42 PM PDT 24 28612144644 ps
T116 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.4163800684 May 28 01:42:19 PM PDT 24 May 28 01:42:46 PM PDT 24 28344826005 ps
T385 /workspace/coverage/default/30.sysrst_ctrl_stress_all_with_rand_reset.1999240939 May 28 01:40:37 PM PDT 24 May 28 01:40:52 PM PDT 24 23816047661 ps
T459 /workspace/coverage/default/42.sysrst_ctrl_pin_override_test.1899657085 May 28 01:42:05 PM PDT 24 May 28 01:42:14 PM PDT 24 2761726591 ps
T460 /workspace/coverage/default/20.sysrst_ctrl_ec_pwr_on_rst.850581876 May 28 01:40:05 PM PDT 24 May 28 01:40:17 PM PDT 24 3526531670 ps
T461 /workspace/coverage/default/6.sysrst_ctrl_stress_all.2610023545 May 28 01:39:30 PM PDT 24 May 28 01:39:42 PM PDT 24 11450908196 ps
T462 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.1831503642 May 28 01:39:45 PM PDT 24 May 28 01:39:58 PM PDT 24 3736428337 ps
T463 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.4010882314 May 28 01:42:09 PM PDT 24 May 28 01:42:26 PM PDT 24 2615718812 ps
T464 /workspace/coverage/default/29.sysrst_ctrl_stress_all.1130424243 May 28 01:40:43 PM PDT 24 May 28 02:14:44 PM PDT 24 794323329149 ps
T117 /workspace/coverage/default/0.sysrst_ctrl_stress_all.2833006717 May 28 01:39:03 PM PDT 24 May 28 01:46:32 PM PDT 24 176601259529 ps
T465 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.1507359281 May 28 01:42:14 PM PDT 24 May 28 01:42:30 PM PDT 24 2059268935 ps
T466 /workspace/coverage/default/6.sysrst_ctrl_ultra_low_pwr.876028334 May 28 01:39:29 PM PDT 24 May 28 01:39:37 PM PDT 24 2548156117 ps
T467 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.777637154 May 28 01:39:43 PM PDT 24 May 28 01:39:50 PM PDT 24 2481429387 ps
T468 /workspace/coverage/default/34.sysrst_ctrl_alert_test.1738712313 May 28 01:40:59 PM PDT 24 May 28 01:41:10 PM PDT 24 2014683717 ps
T469 /workspace/coverage/default/36.sysrst_ctrl_ec_pwr_on_rst.3600381100 May 28 01:41:41 PM PDT 24 May 28 01:41:52 PM PDT 24 3587260399 ps
T104 /workspace/coverage/default/9.sysrst_ctrl_stress_all_with_rand_reset.3886132768 May 28 01:39:30 PM PDT 24 May 28 01:39:59 PM PDT 24 79402919526 ps
T245 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.1623369617 May 28 01:39:29 PM PDT 24 May 28 01:46:49 PM PDT 24 165393813093 ps
T470 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.1880153542 May 28 01:39:27 PM PDT 24 May 28 01:39:30 PM PDT 24 2526037437 ps
T471 /workspace/coverage/default/11.sysrst_ctrl_smoke.2990525037 May 28 01:39:34 PM PDT 24 May 28 01:39:41 PM PDT 24 2120876363 ps
T102 /workspace/coverage/default/2.sysrst_ctrl_stress_all_with_rand_reset.877693698 May 28 01:39:13 PM PDT 24 May 28 01:43:00 PM PDT 24 102260982640 ps
T472 /workspace/coverage/default/39.sysrst_ctrl_ec_pwr_on_rst.1122691415 May 28 01:42:09 PM PDT 24 May 28 01:42:21 PM PDT 24 2899454129 ps
T473 /workspace/coverage/default/25.sysrst_ctrl_alert_test.1863671655 May 28 01:40:16 PM PDT 24 May 28 01:40:20 PM PDT 24 2054552428 ps
T474 /workspace/coverage/default/49.sysrst_ctrl_stress_all.600697070 May 28 01:42:15 PM PDT 24 May 28 01:42:58 PM PDT 24 12161571139 ps
T475 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.4158635406 May 28 01:39:31 PM PDT 24 May 28 01:39:37 PM PDT 24 3667657711 ps
T476 /workspace/coverage/default/41.sysrst_ctrl_smoke.4274621653 May 28 01:42:08 PM PDT 24 May 28 01:42:18 PM PDT 24 2127047924 ps
T477 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.749001449 May 28 01:39:00 PM PDT 24 May 28 01:39:08 PM PDT 24 3773525984 ps
T478 /workspace/coverage/default/26.sysrst_ctrl_pin_access_test.4121873301 May 28 01:40:17 PM PDT 24 May 28 01:40:26 PM PDT 24 2243290574 ps
T479 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.3296513539 May 28 01:42:10 PM PDT 24 May 28 01:42:28 PM PDT 24 3487279832 ps
T480 /workspace/coverage/default/6.sysrst_ctrl_alert_test.3477309769 May 28 01:39:28 PM PDT 24 May 28 01:39:35 PM PDT 24 2013082153 ps
T353 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.3477662307 May 28 01:39:46 PM PDT 24 May 28 01:43:47 PM PDT 24 184049499483 ps
T481 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.2156502905 May 28 01:40:20 PM PDT 24 May 28 01:40:30 PM PDT 24 2609179811 ps
T231 /workspace/coverage/default/4.sysrst_ctrl_stress_all.3512776581 May 28 01:39:14 PM PDT 24 May 28 01:44:12 PM PDT 24 105886795361 ps
T482 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.3963282051 May 28 01:40:06 PM PDT 24 May 28 01:40:15 PM PDT 24 2513978524 ps
T483 /workspace/coverage/default/3.sysrst_ctrl_flash_wr_prot_out.1892600245 May 28 01:39:17 PM PDT 24 May 28 01:39:24 PM PDT 24 2637032147 ps
T484 /workspace/coverage/default/19.sysrst_ctrl_smoke.3076615526 May 28 01:39:58 PM PDT 24 May 28 01:40:03 PM PDT 24 2134895711 ps
T485 /workspace/coverage/default/36.sysrst_ctrl_alert_test.3120521852 May 28 01:41:47 PM PDT 24 May 28 01:41:54 PM PDT 24 2011138725 ps
T486 /workspace/coverage/default/24.sysrst_ctrl_edge_detect.2053949590 May 28 01:40:13 PM PDT 24 May 28 01:40:16 PM PDT 24 2422752532 ps
T487 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.3269485781 May 28 01:40:17 PM PDT 24 May 28 01:40:28 PM PDT 24 2612009886 ps
T488 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.2422383113 May 28 01:40:15 PM PDT 24 May 28 01:40:19 PM PDT 24 3391182543 ps
T118 /workspace/coverage/default/24.sysrst_ctrl_combo_detect_with_pre_cond.3188580967 May 28 01:40:17 PM PDT 24 May 28 01:41:22 PM PDT 24 22081161608 ps
T136 /workspace/coverage/default/8.sysrst_ctrl_ultra_low_pwr.742721628 May 28 01:39:28 PM PDT 24 May 28 01:39:32 PM PDT 24 3324815115 ps
T369 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.592286547 May 28 01:39:55 PM PDT 24 May 28 01:41:07 PM PDT 24 93128304097 ps
T489 /workspace/coverage/default/33.sysrst_ctrl_smoke.2580120134 May 28 01:40:53 PM PDT 24 May 28 01:41:01 PM PDT 24 2120082266 ps
T304 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.606383370 May 28 01:39:16 PM PDT 24 May 28 01:40:49 PM PDT 24 37731837386 ps
T252 /workspace/coverage/default/12.sysrst_ctrl_stress_all.1594523811 May 28 01:39:45 PM PDT 24 May 28 01:42:53 PM PDT 24 65905415627 ps
T490 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.619709762 May 28 01:40:00 PM PDT 24 May 28 01:40:06 PM PDT 24 2637111424 ps
T491 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.292874102 May 28 01:42:26 PM PDT 24 May 28 01:44:17 PM PDT 24 42781170563 ps
T357 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.3857284094 May 28 01:42:20 PM PDT 24 May 28 01:43:48 PM PDT 24 69009171919 ps
T232 /workspace/coverage/default/14.sysrst_ctrl_combo_detect.2673958852 May 28 01:39:50 PM PDT 24 May 28 01:43:26 PM PDT 24 80250145581 ps
T492 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.982284211 May 28 01:39:45 PM PDT 24 May 28 01:39:52 PM PDT 24 2623788656 ps
T233 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.3451200894 May 28 01:39:31 PM PDT 24 May 28 01:41:26 PM PDT 24 175602494409 ps
T493 /workspace/coverage/default/39.sysrst_ctrl_smoke.3437077905 May 28 01:42:02 PM PDT 24 May 28 01:42:10 PM PDT 24 2133843859 ps
T119 /workspace/coverage/default/3.sysrst_ctrl_combo_detect.1533475907 May 28 01:39:15 PM PDT 24 May 28 01:40:00 PM PDT 24 67549849462 ps
T494 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.3676444943 May 28 01:39:52 PM PDT 24 May 28 01:39:56 PM PDT 24 2676937146 ps
T137 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.2031455020 May 28 01:42:13 PM PDT 24 May 28 01:42:27 PM PDT 24 9794058050 ps
T495 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.406141530 May 28 01:42:13 PM PDT 24 May 28 01:42:29 PM PDT 24 2184443507 ps
T496 /workspace/coverage/default/16.sysrst_ctrl_smoke.3461728908 May 28 01:39:51 PM PDT 24 May 28 01:39:55 PM PDT 24 2153090519 ps
T497 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.237364510 May 28 01:39:17 PM PDT 24 May 28 01:39:24 PM PDT 24 2463464433 ps
T55 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.2726979831 May 28 01:39:17 PM PDT 24 May 28 01:39:44 PM PDT 24 30124836070 ps
T498 /workspace/coverage/default/16.sysrst_ctrl_stress_all.2280005907 May 28 01:39:51 PM PDT 24 May 28 01:40:03 PM PDT 24 12358445562 ps
T499 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.1674641688 May 28 01:40:38 PM PDT 24 May 28 01:40:48 PM PDT 24 2051760424 ps
T500 /workspace/coverage/default/17.sysrst_ctrl_stress_all.1689548886 May 28 01:40:01 PM PDT 24 May 28 01:40:28 PM PDT 24 9294919130 ps
T501 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.2021798154 May 28 01:39:44 PM PDT 24 May 28 01:39:50 PM PDT 24 2219428034 ps
T502 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.1094087161 May 28 01:40:09 PM PDT 24 May 28 01:40:17 PM PDT 24 27622123586 ps
T503 /workspace/coverage/default/27.sysrst_ctrl_in_out_inverted.930222047 May 28 01:40:36 PM PDT 24 May 28 01:40:41 PM PDT 24 2502911267 ps
T504 /workspace/coverage/default/6.sysrst_ctrl_smoke.581858221 May 28 01:39:18 PM PDT 24 May 28 01:39:24 PM PDT 24 2132282248 ps
T505 /workspace/coverage/default/30.sysrst_ctrl_stress_all.501151700 May 28 01:40:54 PM PDT 24 May 28 01:41:28 PM PDT 24 12595133810 ps
T506 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.3716490694 May 28 01:40:38 PM PDT 24 May 28 01:40:47 PM PDT 24 2112252913 ps
T386 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.2490170270 May 28 01:42:04 PM PDT 24 May 28 01:42:23 PM PDT 24 55609800212 ps
T507 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.726993819 May 28 01:39:02 PM PDT 24 May 28 01:39:10 PM PDT 24 2628220140 ps
T508 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.2885283546 May 28 01:41:10 PM PDT 24 May 28 01:41:18 PM PDT 24 2515654730 ps
T509 /workspace/coverage/default/27.sysrst_ctrl_combo_detect_with_pre_cond.2299578061 May 28 01:40:43 PM PDT 24 May 28 01:43:11 PM PDT 24 55802632285 ps
T510 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.1136611409 May 28 01:39:30 PM PDT 24 May 28 01:39:37 PM PDT 24 3525934645 ps
T204 /workspace/coverage/default/28.sysrst_ctrl_stress_all.3905605552 May 28 01:40:39 PM PDT 24 May 28 01:41:17 PM PDT 24 17956907322 ps
T511 /workspace/coverage/default/49.sysrst_ctrl_alert_test.4175348046 May 28 01:42:20 PM PDT 24 May 28 01:42:33 PM PDT 24 2012579924 ps
T512 /workspace/coverage/default/3.sysrst_ctrl_alert_test.1360599183 May 28 01:39:16 PM PDT 24 May 28 01:39:21 PM PDT 24 2069628201 ps
T513 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.2651525535 May 28 01:39:16 PM PDT 24 May 28 01:39:24 PM PDT 24 2030252647 ps
T120 /workspace/coverage/default/33.sysrst_ctrl_stress_all.4109423501 May 28 01:40:50 PM PDT 24 May 28 01:42:00 PM PDT 24 103369978763 ps
T514 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.3422303940 May 28 01:42:13 PM PDT 24 May 28 01:42:42 PM PDT 24 27599884759 ps
T515 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.852550359 May 28 01:39:44 PM PDT 24 May 28 01:39:55 PM PDT 24 2510058049 ps
T516 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.2711251617 May 28 01:41:47 PM PDT 24 May 28 01:41:57 PM PDT 24 10420652382 ps
T517 /workspace/coverage/default/24.sysrst_ctrl_ultra_low_pwr.955357761 May 28 01:40:17 PM PDT 24 May 28 01:40:26 PM PDT 24 10389468092 ps
T316 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.612500705 May 28 01:39:17 PM PDT 24 May 28 01:40:45 PM PDT 24 64850565678 ps
T518 /workspace/coverage/default/30.sysrst_ctrl_smoke.968962889 May 28 01:40:37 PM PDT 24 May 28 01:40:41 PM PDT 24 2163083817 ps
T519 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.2680706548 May 28 01:40:09 PM PDT 24 May 28 01:40:16 PM PDT 24 2509701081 ps
T520 /workspace/coverage/default/42.sysrst_ctrl_pin_access_test.1208209445 May 28 01:42:06 PM PDT 24 May 28 01:42:18 PM PDT 24 2268409592 ps
T521 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.720386738 May 28 01:39:44 PM PDT 24 May 28 01:39:49 PM PDT 24 2629290976 ps
T522 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.2690635111 May 28 01:42:14 PM PDT 24 May 28 01:42:26 PM PDT 24 2643767326 ps
T523 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.1093496423 May 28 01:42:09 PM PDT 24 May 28 01:42:29 PM PDT 24 3376879486 ps
T524 /workspace/coverage/default/44.sysrst_ctrl_smoke.548971357 May 28 01:42:06 PM PDT 24 May 28 01:42:19 PM PDT 24 2114264787 ps
T525 /workspace/coverage/default/34.sysrst_ctrl_smoke.2815135253 May 28 01:41:03 PM PDT 24 May 28 01:41:09 PM PDT 24 2121834983 ps
T526 /workspace/coverage/default/22.sysrst_ctrl_in_out_inverted.893888831 May 28 01:40:17 PM PDT 24 May 28 01:40:23 PM PDT 24 2492466125 ps
T527 /workspace/coverage/default/43.sysrst_ctrl_alert_test.3173858976 May 28 01:42:06 PM PDT 24 May 28 01:42:21 PM PDT 24 2013164912 ps
T528 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.2842429294 May 28 01:42:09 PM PDT 24 May 28 01:42:22 PM PDT 24 2516439112 ps
T361 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.1914524665 May 28 01:39:31 PM PDT 24 May 28 01:40:40 PM PDT 24 118563385973 ps
T529 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.1731072309 May 28 01:40:16 PM PDT 24 May 28 01:41:34 PM PDT 24 116827391120 ps
T530 /workspace/coverage/default/40.sysrst_ctrl_stress_all.2488406006 May 28 01:42:07 PM PDT 24 May 28 01:42:30 PM PDT 24 11654833786 ps
T378 /workspace/coverage/default/12.sysrst_ctrl_combo_detect_with_pre_cond.2854117809 May 28 01:39:51 PM PDT 24 May 28 01:43:47 PM PDT 24 92592835350 ps
T341 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.2136208313 May 28 01:40:41 PM PDT 24 May 28 01:42:04 PM PDT 24 128760226342 ps
T159 /workspace/coverage/default/44.sysrst_ctrl_ultra_low_pwr.3708441560 May 28 01:42:07 PM PDT 24 May 28 01:42:23 PM PDT 24 5573688463 ps
T121 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.1526765948 May 28 01:42:10 PM PDT 24 May 28 01:42:58 PM PDT 24 54684228315 ps
T531 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.909905160 May 28 01:42:05 PM PDT 24 May 28 01:42:20 PM PDT 24 3156572427 ps
T532 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.3257894568 May 28 01:39:01 PM PDT 24 May 28 01:39:44 PM PDT 24 63150334776 ps
T264 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.707116911 May 28 01:39:13 PM PDT 24 May 28 01:40:12 PM PDT 24 22009285632 ps
T289 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.2739981964 May 28 01:39:02 PM PDT 24 May 28 01:39:16 PM PDT 24 5174567753 ps
T290 /workspace/coverage/default/5.sysrst_ctrl_combo_detect.980310104 May 28 01:39:17 PM PDT 24 May 28 01:41:47 PM PDT 24 58634409923 ps
T291 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.2092622923 May 28 01:40:58 PM PDT 24 May 28 01:48:24 PM PDT 24 170094353996 ps
T292 /workspace/coverage/default/20.sysrst_ctrl_smoke.2425983316 May 28 01:40:02 PM PDT 24 May 28 01:40:06 PM PDT 24 2166568886 ps
T225 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.120389162 May 28 01:39:44 PM PDT 24 May 28 01:39:56 PM PDT 24 2739622235 ps
T293 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.924811203 May 28 01:40:15 PM PDT 24 May 28 01:40:20 PM PDT 24 2055550822 ps
T294 /workspace/coverage/default/43.sysrst_ctrl_flash_wr_prot_out.656116373 May 28 01:42:07 PM PDT 24 May 28 01:42:18 PM PDT 24 2625225370 ps
T138 /workspace/coverage/default/9.sysrst_ctrl_ultra_low_pwr.1015224023 May 28 01:39:30 PM PDT 24 May 28 01:39:38 PM PDT 24 3689532568 ps
T295 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.2087711144 May 28 01:42:09 PM PDT 24 May 28 01:42:39 PM PDT 24 31460230005 ps
T226 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.822070 May 28 01:41:44 PM PDT 24 May 28 01:41:54 PM PDT 24 5453232487 ps
T533 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.3073877626 May 28 01:40:16 PM PDT 24 May 28 01:40:22 PM PDT 24 4972821995 ps
T534 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.3306536412 May 28 01:39:00 PM PDT 24 May 28 01:39:12 PM PDT 24 2222644496 ps
T535 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.2865616164 May 28 01:39:28 PM PDT 24 May 28 01:39:42 PM PDT 24 4625197565 ps
T193 /workspace/coverage/default/22.sysrst_ctrl_stress_all.1656736413 May 28 01:40:14 PM PDT 24 May 28 01:40:46 PM PDT 24 11653119141 ps
T536 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.1947603880 May 28 01:39:16 PM PDT 24 May 28 01:39:22 PM PDT 24 2093194195 ps
T537 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.1610700463 May 28 01:40:15 PM PDT 24 May 28 01:40:20 PM PDT 24 2097552469 ps
T538 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.4256372126 May 28 01:42:15 PM PDT 24 May 28 01:42:37 PM PDT 24 31120043880 ps
T539 /workspace/coverage/default/26.sysrst_ctrl_pin_override_test.1560874849 May 28 01:40:18 PM PDT 24 May 28 01:40:23 PM PDT 24 2539629848 ps
T253 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.643010248 May 28 01:42:04 PM PDT 24 May 28 01:43:09 PM PDT 24 22242348522 ps
T540 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.491348923 May 28 01:42:05 PM PDT 24 May 28 01:42:20 PM PDT 24 2614422982 ps
T541 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.4084860053 May 28 01:42:04 PM PDT 24 May 28 01:42:13 PM PDT 24 2488024407 ps
T352 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.2637239313 May 28 01:42:14 PM PDT 24 May 28 01:43:45 PM PDT 24 59630761732 ps
T103 /workspace/coverage/default/43.sysrst_ctrl_stress_all_with_rand_reset.399616413 May 28 01:42:06 PM PDT 24 May 28 01:43:06 PM PDT 24 85862059997 ps
T254 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.179605065 May 28 01:40:15 PM PDT 24 May 28 01:41:43 PM PDT 24 1794231521391 ps
T542 /workspace/coverage/default/41.sysrst_ctrl_ultra_low_pwr.3123992076 May 28 01:42:05 PM PDT 24 May 28 01:42:15 PM PDT 24 4817507951 ps
T347 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.2530595370 May 28 01:41:00 PM PDT 24 May 28 01:42:04 PM PDT 24 99157727508 ps
T543 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.3740769412 May 28 01:40:35 PM PDT 24 May 28 01:40:39 PM PDT 24 2485451294 ps
T194 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.3970139664 May 28 01:40:36 PM PDT 24 May 28 01:41:07 PM PDT 24 296127387611 ps
T544 /workspace/coverage/default/13.sysrst_ctrl_smoke.252094439 May 28 01:39:52 PM PDT 24 May 28 01:39:59 PM PDT 24 2115163340 ps
T545 /workspace/coverage/default/43.sysrst_ctrl_pin_override_test.1242214517 May 28 01:42:10 PM PDT 24 May 28 01:42:22 PM PDT 24 2529685667 ps
T160 /workspace/coverage/default/11.sysrst_ctrl_stress_all_with_rand_reset.3099299212 May 28 01:39:33 PM PDT 24 May 28 01:42:36 PM PDT 24 1403270339204 ps
T546 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.2728319289 May 28 01:42:19 PM PDT 24 May 28 01:43:16 PM PDT 24 37752238135 ps
T211 /workspace/coverage/default/39.sysrst_ctrl_stress_all.4224561727 May 28 01:42:04 PM PDT 24 May 28 01:42:35 PM PDT 24 18534181502 ps
T547 /workspace/coverage/default/37.sysrst_ctrl_smoke.583989227 May 28 01:41:43 PM PDT 24 May 28 01:41:52 PM PDT 24 2111189561 ps
T548 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.707668212 May 28 01:39:45 PM PDT 24 May 28 01:39:53 PM PDT 24 4771969171 ps
T549 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.1863815377 May 28 01:41:46 PM PDT 24 May 28 01:41:50 PM PDT 24 2536759791 ps
T381 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.2853128379 May 28 01:39:59 PM PDT 24 May 28 01:41:29 PM PDT 24 32832741860 ps
T550 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.1236424216 May 28 01:40:57 PM PDT 24 May 28 01:41:04 PM PDT 24 2648875449 ps
T551 /workspace/coverage/default/31.sysrst_ctrl_smoke.2682092034 May 28 01:40:48 PM PDT 24 May 28 01:40:52 PM PDT 24 2131721286 ps
T552 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.2742118535 May 28 01:42:18 PM PDT 24 May 28 01:45:35 PM PDT 24 77961835154 ps
T553 /workspace/coverage/default/21.sysrst_ctrl_ultra_low_pwr.4150083840 May 28 01:39:59 PM PDT 24 May 28 01:40:05 PM PDT 24 7753812061 ps
T554 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.2401003848 May 28 01:42:13 PM PDT 24 May 28 01:42:26 PM PDT 24 2140574608 ps
T555 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.2851762564 May 28 01:39:30 PM PDT 24 May 28 01:39:36 PM PDT 24 2267150849 ps
T556 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.9651855 May 28 01:39:14 PM PDT 24 May 28 01:44:47 PM PDT 24 127734923728 ps
T557 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.4241079160 May 28 01:39:48 PM PDT 24 May 28 01:39:57 PM PDT 24 3543737319 ps
T558 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.201132034 May 28 01:40:49 PM PDT 24 May 28 01:40:53 PM PDT 24 2214856531 ps
T559 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.2661707738 May 28 01:40:19 PM PDT 24 May 28 01:44:34 PM PDT 24 97443199375 ps
T560 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.1979297328 May 28 01:39:44 PM PDT 24 May 28 01:41:33 PM PDT 24 76256482350 ps
T561 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.3936559947 May 28 01:41:00 PM PDT 24 May 28 01:41:08 PM PDT 24 2476396578 ps
T562 /workspace/coverage/default/70.sysrst_ctrl_combo_detect_with_pre_cond.3007524121 May 28 01:42:15 PM PDT 24 May 28 01:43:00 PM PDT 24 81879205842 ps
T563 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.3304120112 May 28 01:40:40 PM PDT 24 May 28 01:40:47 PM PDT 24 2475891534 ps
T564 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1988206 May 28 01:39:02 PM PDT 24 May 28 01:39:15 PM PDT 24 2345339224 ps
T565 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.2933991939 May 28 01:40:09 PM PDT 24 May 28 01:40:16 PM PDT 24 2192555164 ps
T566 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2912929011 May 28 01:39:15 PM PDT 24 May 28 01:39:20 PM PDT 24 2330344181 ps
T567 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.266000315 May 28 01:40:00 PM PDT 24 May 28 01:40:14 PM PDT 24 3474708958 ps
T163 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.21713607 May 28 01:42:02 PM PDT 24 May 28 01:43:20 PM PDT 24 107430332605 ps
T168 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.2332353452 May 28 01:40:16 PM PDT 24 May 28 01:40:52 PM PDT 24 49772399216 ps
T169 /workspace/coverage/default/48.sysrst_ctrl_edge_detect.1684084915 May 28 01:42:20 PM PDT 24 May 28 01:42:34 PM PDT 24 2518206827 ps
T170 /workspace/coverage/default/43.sysrst_ctrl_smoke.1398558411 May 28 01:42:07 PM PDT 24 May 28 01:42:22 PM PDT 24 2110239442 ps
T171 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.1286824696 May 28 01:41:11 PM PDT 24 May 28 01:41:16 PM PDT 24 3645082126 ps
T172 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.10477281 May 28 01:41:42 PM PDT 24 May 28 01:41:46 PM PDT 24 2633118317 ps
T173 /workspace/coverage/default/44.sysrst_ctrl_ec_pwr_on_rst.886496225 May 28 01:42:07 PM PDT 24 May 28 01:42:18 PM PDT 24 4624341741 ps
T174 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.4068380858 May 28 01:40:36 PM PDT 24 May 28 01:40:41 PM PDT 24 2071845489 ps
T175 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.1563420732 May 28 01:39:28 PM PDT 24 May 28 01:39:36 PM PDT 24 2722085329 ps
T176 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.1152217563 May 28 01:39:35 PM PDT 24 May 28 01:39:48 PM PDT 24 3376169974 ps
T568 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.2947062762 May 28 01:40:35 PM PDT 24 May 28 01:41:45 PM PDT 24 98646113196 ps
T569 /workspace/coverage/default/15.sysrst_ctrl_combo_detect_with_pre_cond.3644796616 May 28 01:39:43 PM PDT 24 May 28 01:40:05 PM PDT 24 25104452296 ps
T139 /workspace/coverage/default/21.sysrst_ctrl_stress_all.1324631401 May 28 01:40:00 PM PDT 24 May 28 01:41:15 PM PDT 24 472043609561 ps
T56 /workspace/coverage/default/0.sysrst_ctrl_feature_disable.1385111588 May 28 01:39:02 PM PDT 24 May 28 01:40:56 PM PDT 24 39869689208 ps
T570 /workspace/coverage/default/4.sysrst_ctrl_smoke.1097402270 May 28 01:39:12 PM PDT 24 May 28 01:39:15 PM PDT 24 2118023548 ps
T571 /workspace/coverage/default/15.sysrst_ctrl_smoke.2345875858 May 28 01:39:43 PM PDT 24 May 28 01:39:47 PM PDT 24 2161319264 ps
T572 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.2284500018 May 28 01:39:44 PM PDT 24 May 28 01:39:51 PM PDT 24 3138105793 ps
T148 /workspace/coverage/default/25.sysrst_ctrl_stress_all.176827091 May 28 01:40:20 PM PDT 24 May 28 01:41:53 PM PDT 24 45867626702 ps
T573 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.3151340190 May 28 01:39:02 PM PDT 24 May 28 01:40:33 PM PDT 24 31562349185 ps
T574 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.286033478 May 28 01:42:10 PM PDT 24 May 28 01:42:22 PM PDT 24 2150874767 ps
T575 /workspace/coverage/default/22.sysrst_ctrl_auto_blk_key_output.940828240 May 28 01:40:16 PM PDT 24 May 28 01:40:25 PM PDT 24 3385100291 ps
T576 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.2480441410 May 28 01:41:45 PM PDT 24 May 28 01:41:49 PM PDT 24 2480507239 ps
T577 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.381445711 May 28 01:40:35 PM PDT 24 May 28 01:40:40 PM PDT 24 2662681327 ps
T362 /workspace/coverage/default/95.sysrst_ctrl_combo_detect_with_pre_cond.3357537787 May 28 01:42:20 PM PDT 24 May 28 01:43:05 PM PDT 24 57735016678 ps
T578 /workspace/coverage/default/33.sysrst_ctrl_pin_access_test.3983803104 May 28 01:40:53 PM PDT 24 May 28 01:41:04 PM PDT 24 2113980096 ps
T579 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.2425208849 May 28 01:39:15 PM PDT 24 May 28 01:39:27 PM PDT 24 2511049685 ps
T580 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.1604148087 May 28 01:39:43 PM PDT 24 May 28 01:39:50 PM PDT 24 3503043082 ps
T581 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.4011875466 May 28 01:39:15 PM PDT 24 May 28 01:40:12 PM PDT 24 21830840032 ps
T582 /workspace/coverage/default/15.sysrst_ctrl_stress_all.1640416714 May 28 01:39:51 PM PDT 24 May 28 01:40:03 PM PDT 24 14409294325 ps
T583 /workspace/coverage/default/48.sysrst_ctrl_smoke.1234718415 May 28 01:42:10 PM PDT 24 May 28 01:42:22 PM PDT 24 2127888998 ps
T584 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.1163112338 May 28 01:39:35 PM PDT 24 May 28 01:39:45 PM PDT 24 4598227920 ps
T585 /workspace/coverage/default/19.sysrst_ctrl_alert_test.597515160 May 28 01:40:01 PM PDT 24 May 28 01:40:06 PM PDT 24 2042337628 ps
T586 /workspace/coverage/default/7.sysrst_ctrl_stress_all.1943636075 May 28 01:39:28 PM PDT 24 May 28 01:44:30 PM PDT 24 215268560770 ps
T587 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.780732232 May 28 01:40:02 PM PDT 24 May 28 01:40:06 PM PDT 24 2153550657 ps
T588 /workspace/coverage/default/36.sysrst_ctrl_in_out_inverted.3079137026 May 28 01:41:13 PM PDT 24 May 28 01:41:19 PM PDT 24 2472921436 ps
T363 /workspace/coverage/default/86.sysrst_ctrl_combo_detect_with_pre_cond.3836305542 May 28 01:42:19 PM PDT 24 May 28 01:42:51 PM PDT 24 34982092230 ps
T589 /workspace/coverage/default/25.sysrst_ctrl_in_out_inverted.1429149536 May 28 01:40:15 PM PDT 24 May 28 01:40:19 PM PDT 24 2483862999 ps
T590 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.1826149424 May 28 01:40:40 PM PDT 24 May 28 01:40:45 PM PDT 24 2544748705 ps
T265 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.3994539304 May 28 01:39:03 PM PDT 24 May 28 01:39:17 PM PDT 24 22354115242 ps
T591 /workspace/coverage/default/48.sysrst_ctrl_alert_test.586427474 May 28 01:42:16 PM PDT 24 May 28 01:42:27 PM PDT 24 2041977564 ps
T312 /workspace/coverage/default/39.sysrst_ctrl_stress_all_with_rand_reset.2150409783 May 28 01:42:10 PM PDT 24 May 28 01:44:08 PM PDT 24 922113521368 ps
T592 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.590337254 May 28 01:40:02 PM PDT 24 May 28 01:40:12 PM PDT 24 2453372144 ps
T199 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.2342733519 May 28 01:40:16 PM PDT 24 May 28 01:40:25 PM PDT 24 3365721724 ps
T216 /workspace/coverage/default/29.sysrst_ctrl_pin_override_test.2025486599 May 28 01:40:38 PM PDT 24 May 28 01:40:48 PM PDT 24 2511108662 ps
T217 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.455254580 May 28 01:40:17 PM PDT 24 May 28 01:40:30 PM PDT 24 8657898418 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%