Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.54 98.79 96.76 100.00 95.51 98.26 99.33 94.14


Total test records in report: 913
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T218 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.739238897 May 28 01:41:58 PM PDT 24 May 28 01:42:03 PM PDT 24 3019569149 ps
T219 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.1949412422 May 28 01:39:03 PM PDT 24 May 28 01:39:20 PM PDT 24 3726547321 ps
T220 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.1370762680 May 28 01:40:59 PM PDT 24 May 28 01:41:06 PM PDT 24 2629588200 ps
T221 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.2322290970 May 28 01:39:17 PM PDT 24 May 28 01:39:26 PM PDT 24 2515756931 ps
T222 /workspace/coverage/default/17.sysrst_ctrl_smoke.403036940 May 28 01:39:52 PM PDT 24 May 28 01:39:58 PM PDT 24 2112670351 ps
T223 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.1799221347 May 28 01:39:52 PM PDT 24 May 28 01:40:02 PM PDT 24 2611298123 ps
T224 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.2913792493 May 28 01:39:51 PM PDT 24 May 28 01:39:57 PM PDT 24 4615517270 ps
T593 /workspace/coverage/default/46.sysrst_ctrl_alert_test.2082713123 May 28 01:42:10 PM PDT 24 May 28 01:42:22 PM PDT 24 2086935449 ps
T213 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.1272741026 May 28 01:39:14 PM PDT 24 May 28 01:39:37 PM PDT 24 419733777552 ps
T594 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.2069317649 May 28 01:39:59 PM PDT 24 May 28 01:40:05 PM PDT 24 2065846065 ps
T595 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.2536373052 May 28 01:39:30 PM PDT 24 May 28 01:39:36 PM PDT 24 2774863463 ps
T596 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.1527197152 May 28 01:39:31 PM PDT 24 May 28 01:43:43 PM PDT 24 103437308099 ps
T206 /workspace/coverage/default/41.sysrst_ctrl_stress_all_with_rand_reset.1870783964 May 28 01:42:06 PM PDT 24 May 28 01:43:08 PM PDT 24 83476812389 ps
T597 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.379929659 May 28 01:42:10 PM PDT 24 May 28 01:42:23 PM PDT 24 2624504733 ps
T598 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.2559226199 May 28 01:42:14 PM PDT 24 May 28 01:42:26 PM PDT 24 2555923971 ps
T599 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.453475956 May 28 01:39:58 PM PDT 24 May 28 01:40:05 PM PDT 24 4131711879 ps
T600 /workspace/coverage/default/13.sysrst_ctrl_stress_all.1793993472 May 28 01:39:44 PM PDT 24 May 28 01:40:23 PM PDT 24 13107334471 ps
T99 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.107704050 May 28 01:42:13 PM PDT 24 May 28 01:42:37 PM PDT 24 92374316326 ps
T601 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst.3019803897 May 28 01:39:00 PM PDT 24 May 28 01:39:11 PM PDT 24 2238845891 ps
T602 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.1881759442 May 28 01:42:06 PM PDT 24 May 28 01:42:18 PM PDT 24 4063307481 ps
T603 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.438411130 May 28 01:40:18 PM PDT 24 May 28 01:42:57 PM PDT 24 237125518508 ps
T377 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.1676689900 May 28 01:39:17 PM PDT 24 May 28 01:42:24 PM PDT 24 72499274495 ps
T604 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.3189757515 May 28 01:42:11 PM PDT 24 May 28 01:42:24 PM PDT 24 3402009745 ps
T605 /workspace/coverage/default/3.sysrst_ctrl_auto_blk_key_output.1348151681 May 28 01:39:15 PM PDT 24 May 28 01:39:24 PM PDT 24 2995286815 ps
T606 /workspace/coverage/default/1.sysrst_ctrl_smoke.431582797 May 28 01:39:03 PM PDT 24 May 28 01:39:15 PM PDT 24 2109246012 ps
T607 /workspace/coverage/default/15.sysrst_ctrl_alert_test.2256938411 May 28 01:39:53 PM PDT 24 May 28 01:40:01 PM PDT 24 2011917446 ps
T608 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.2373100108 May 28 01:40:57 PM PDT 24 May 28 01:41:09 PM PDT 24 2443471367 ps
T609 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.2682402227 May 28 01:39:37 PM PDT 24 May 28 01:39:47 PM PDT 24 2607343591 ps
T610 /workspace/coverage/default/32.sysrst_ctrl_smoke.3251821477 May 28 01:40:52 PM PDT 24 May 28 01:41:02 PM PDT 24 2114478230 ps
T611 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3347778211 May 28 01:39:03 PM PDT 24 May 28 01:39:13 PM PDT 24 2507838382 ps
T612 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.2491916019 May 28 01:40:22 PM PDT 24 May 28 01:40:26 PM PDT 24 3175557694 ps
T613 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.674656614 May 28 01:42:03 PM PDT 24 May 28 01:46:21 PM PDT 24 92664343578 ps
T614 /workspace/coverage/default/17.sysrst_ctrl_ec_pwr_on_rst.333440516 May 28 01:39:54 PM PDT 24 May 28 01:40:00 PM PDT 24 3514859687 ps
T615 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.851877163 May 28 01:40:59 PM PDT 24 May 28 01:41:11 PM PDT 24 2196136361 ps
T616 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.1452455278 May 28 01:41:01 PM PDT 24 May 28 01:41:52 PM PDT 24 70751770427 ps
T617 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.1108182327 May 28 01:39:57 PM PDT 24 May 28 01:41:28 PM PDT 24 128176869661 ps
T618 /workspace/coverage/default/67.sysrst_ctrl_combo_detect_with_pre_cond.1032242480 May 28 01:42:14 PM PDT 24 May 28 01:45:23 PM PDT 24 66031620468 ps
T619 /workspace/coverage/default/41.sysrst_ctrl_flash_wr_prot_out.2790092608 May 28 01:42:04 PM PDT 24 May 28 01:42:14 PM PDT 24 2634251129 ps
T620 /workspace/coverage/default/21.sysrst_ctrl_alert_test.2640693846 May 28 01:39:57 PM PDT 24 May 28 01:39:59 PM PDT 24 2076766594 ps
T621 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.3336333074 May 28 01:40:17 PM PDT 24 May 28 01:40:22 PM PDT 24 9787715683 ps
T622 /workspace/coverage/default/63.sysrst_ctrl_combo_detect_with_pre_cond.710830671 May 28 01:42:16 PM PDT 24 May 28 01:44:34 PM PDT 24 49522277899 ps
T360 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.2330519665 May 28 01:42:21 PM PDT 24 May 28 01:45:53 PM PDT 24 74859790086 ps
T623 /workspace/coverage/default/47.sysrst_ctrl_smoke.823341905 May 28 01:42:13 PM PDT 24 May 28 01:42:29 PM PDT 24 2114499540 ps
T624 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.2272669892 May 28 01:42:20 PM PDT 24 May 28 01:48:14 PM PDT 24 126579578640 ps
T625 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.3364692275 May 28 01:39:14 PM PDT 24 May 28 01:39:20 PM PDT 24 3295907067 ps
T626 /workspace/coverage/default/27.sysrst_ctrl_alert_test.4164277379 May 28 01:40:39 PM PDT 24 May 28 01:40:43 PM PDT 24 2038369942 ps
T627 /workspace/coverage/default/8.sysrst_ctrl_alert_test.191433040 May 28 01:39:28 PM PDT 24 May 28 01:39:33 PM PDT 24 2020705823 ps
T628 /workspace/coverage/default/48.sysrst_ctrl_ultra_low_pwr.2329656526 May 28 01:42:15 PM PDT 24 May 28 01:42:33 PM PDT 24 6699660465 ps
T195 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.3201890373 May 28 01:39:50 PM PDT 24 May 28 01:39:58 PM PDT 24 4894571698 ps
T629 /workspace/coverage/default/45.sysrst_ctrl_combo_detect_with_pre_cond.237733967 May 28 01:42:09 PM PDT 24 May 28 01:42:55 PM PDT 24 26834236696 ps
T630 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.2991257116 May 28 01:39:42 PM PDT 24 May 28 01:39:52 PM PDT 24 2612386079 ps
T631 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.853941592 May 28 01:40:16 PM PDT 24 May 28 01:40:29 PM PDT 24 3552118117 ps
T632 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.2707268409 May 28 01:39:51 PM PDT 24 May 28 01:40:03 PM PDT 24 3194441672 ps
T633 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.2613047544 May 28 01:40:16 PM PDT 24 May 28 01:40:27 PM PDT 24 2510660314 ps
T634 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.2896194845 May 28 01:39:29 PM PDT 24 May 28 01:39:40 PM PDT 24 2613282818 ps
T635 /workspace/coverage/default/31.sysrst_ctrl_alert_test.4057413244 May 28 01:40:48 PM PDT 24 May 28 01:40:53 PM PDT 24 2035753377 ps
T636 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.156662883 May 28 01:39:28 PM PDT 24 May 28 01:39:33 PM PDT 24 2479631454 ps
T236 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.2481901533 May 28 01:39:34 PM PDT 24 May 28 01:40:39 PM PDT 24 93419794434 ps
T269 /workspace/coverage/default/6.sysrst_ctrl_stress_all_with_rand_reset.760297628 May 28 01:39:31 PM PDT 24 May 28 01:42:16 PM PDT 24 59899504413 ps
T196 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.3109883110 May 28 01:42:11 PM PDT 24 May 28 01:43:05 PM PDT 24 175573397019 ps
T637 /workspace/coverage/default/28.sysrst_ctrl_ultra_low_pwr.1727712626 May 28 01:40:35 PM PDT 24 May 28 01:40:41 PM PDT 24 11652328046 ps
T368 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.774121685 May 28 01:42:07 PM PDT 24 May 28 01:42:48 PM PDT 24 114641995799 ps
T638 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.1106954071 May 28 01:39:16 PM PDT 24 May 28 01:39:21 PM PDT 24 2727495815 ps
T639 /workspace/coverage/default/32.sysrst_ctrl_pin_override_test.188334764 May 28 01:40:49 PM PDT 24 May 28 01:40:54 PM PDT 24 2524018189 ps
T640 /workspace/coverage/default/76.sysrst_ctrl_combo_detect_with_pre_cond.483531985 May 28 01:42:22 PM PDT 24 May 28 01:43:04 PM PDT 24 52711290162 ps
T205 /workspace/coverage/default/11.sysrst_ctrl_edge_detect.3750318054 May 28 01:39:35 PM PDT 24 May 28 01:39:42 PM PDT 24 3267732640 ps
T641 /workspace/coverage/default/41.sysrst_ctrl_combo_detect.166792556 May 28 01:42:06 PM PDT 24 May 28 01:43:38 PM PDT 24 170450395462 ps
T642 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.1385727254 May 28 01:39:57 PM PDT 24 May 28 01:40:01 PM PDT 24 4900856850 ps
T643 /workspace/coverage/default/35.sysrst_ctrl_edge_detect.1325382426 May 28 01:41:23 PM PDT 24 May 28 01:41:28 PM PDT 24 3155572282 ps
T644 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.3553498022 May 28 01:42:25 PM PDT 24 May 28 01:43:36 PM PDT 24 26581009028 ps
T197 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.2238581215 May 28 01:40:05 PM PDT 24 May 28 01:40:09 PM PDT 24 3610283331 ps
T645 /workspace/coverage/default/7.sysrst_ctrl_combo_detect_with_pre_cond.1711357177 May 28 01:39:27 PM PDT 24 May 28 01:40:17 PM PDT 24 49890179630 ps
T348 /workspace/coverage/default/20.sysrst_ctrl_stress_all.1140829629 May 28 01:40:08 PM PDT 24 May 28 01:43:55 PM PDT 24 171696692094 ps
T646 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.506273264 May 28 01:39:16 PM PDT 24 May 28 01:39:22 PM PDT 24 2079656261 ps
T647 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.1391166884 May 28 01:39:14 PM PDT 24 May 28 01:39:19 PM PDT 24 2629619360 ps
T648 /workspace/coverage/default/23.sysrst_ctrl_combo_detect.3609504571 May 28 01:40:15 PM PDT 24 May 28 01:42:46 PM PDT 24 61464776044 ps
T649 /workspace/coverage/default/27.sysrst_ctrl_auto_blk_key_output.274797078 May 28 01:40:41 PM PDT 24 May 28 01:40:52 PM PDT 24 3477150280 ps
T650 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2273522516 May 28 01:39:13 PM PDT 24 May 28 01:39:21 PM PDT 24 2316133531 ps
T651 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.2259273347 May 28 01:40:39 PM PDT 24 May 28 01:40:44 PM PDT 24 2122728439 ps
T652 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.975730551 May 28 01:42:06 PM PDT 24 May 28 01:42:25 PM PDT 24 5641503238 ps
T653 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.3345914135 May 28 01:40:18 PM PDT 24 May 28 01:40:29 PM PDT 24 2472565238 ps
T654 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.2693967510 May 28 01:42:05 PM PDT 24 May 28 01:42:14 PM PDT 24 2124662937 ps
T655 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.1996284391 May 28 01:39:30 PM PDT 24 May 28 01:39:38 PM PDT 24 2202201934 ps
T656 /workspace/coverage/default/14.sysrst_ctrl_smoke.4112786192 May 28 01:39:52 PM PDT 24 May 28 01:40:01 PM PDT 24 2111224441 ps
T657 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.3021820311 May 28 01:42:10 PM PDT 24 May 28 01:42:23 PM PDT 24 4284108257 ps
T658 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.2338162252 May 28 01:42:14 PM PDT 24 May 28 01:42:45 PM PDT 24 33103985356 ps
T659 /workspace/coverage/default/7.sysrst_ctrl_auto_blk_key_output.521946896 May 28 01:39:28 PM PDT 24 May 28 01:39:36 PM PDT 24 3686064787 ps
T660 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.3889540716 May 28 01:39:17 PM PDT 24 May 28 01:39:23 PM PDT 24 2437072193 ps
T661 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.2505474502 May 28 01:39:28 PM PDT 24 May 28 01:39:35 PM PDT 24 4106855633 ps
T662 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.2529664880 May 28 01:41:43 PM PDT 24 May 28 01:41:59 PM PDT 24 54760727096 ps
T663 /workspace/coverage/default/23.sysrst_ctrl_smoke.1203994709 May 28 01:40:15 PM PDT 24 May 28 01:40:22 PM PDT 24 2115501699 ps
T140 /workspace/coverage/default/38.sysrst_ctrl_ultra_low_pwr.3312653258 May 28 01:41:53 PM PDT 24 May 28 01:41:59 PM PDT 24 5915315059 ps
T664 /workspace/coverage/default/5.sysrst_ctrl_stress_all.3615668348 May 28 01:39:15 PM PDT 24 May 28 01:39:55 PM PDT 24 13882471950 ps
T198 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.1615417706 May 28 01:40:54 PM PDT 24 May 28 01:41:34 PM PDT 24 14654950627 ps
T665 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.723569263 May 28 01:40:38 PM PDT 24 May 28 01:40:43 PM PDT 24 3071366432 ps
T379 /workspace/coverage/default/79.sysrst_ctrl_combo_detect_with_pre_cond.4173297282 May 28 01:42:18 PM PDT 24 May 28 01:45:22 PM PDT 24 66631049739 ps
T666 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.445078114 May 28 01:40:01 PM PDT 24 May 28 01:40:06 PM PDT 24 3368829901 ps
T667 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.2539073909 May 28 01:41:16 PM PDT 24 May 28 01:51:05 PM PDT 24 228153645885 ps
T668 /workspace/coverage/default/43.sysrst_ctrl_stress_all.1566790427 May 28 01:42:06 PM PDT 24 May 28 01:42:19 PM PDT 24 11759516426 ps
T266 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.524223575 May 28 01:39:17 PM PDT 24 May 28 01:39:44 PM PDT 24 42136678608 ps
T669 /workspace/coverage/default/49.sysrst_ctrl_smoke.3278954923 May 28 01:42:15 PM PDT 24 May 28 01:42:28 PM PDT 24 2116396240 ps
T670 /workspace/coverage/default/40.sysrst_ctrl_alert_test.1917740529 May 28 01:42:10 PM PDT 24 May 28 01:42:22 PM PDT 24 2036664008 ps
T671 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.3032056902 May 28 01:42:14 PM PDT 24 May 28 01:48:41 PM PDT 24 137049192325 ps
T672 /workspace/coverage/default/19.sysrst_ctrl_in_out_inverted.1154935431 May 28 01:40:00 PM PDT 24 May 28 01:40:07 PM PDT 24 2470627572 ps
T673 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.2482138407 May 28 01:42:10 PM PDT 24 May 28 01:42:25 PM PDT 24 2470246836 ps
T674 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.64069072 May 28 01:39:28 PM PDT 24 May 28 01:39:34 PM PDT 24 2513843039 ps
T305 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.1297896988 May 28 01:40:20 PM PDT 24 May 28 01:42:00 PM PDT 24 40388130223 ps
T675 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.1547914463 May 28 01:39:28 PM PDT 24 May 28 01:39:31 PM PDT 24 3906405377 ps
T676 /workspace/coverage/default/32.sysrst_ctrl_ec_pwr_on_rst.3174260713 May 28 01:40:53 PM PDT 24 May 28 01:41:06 PM PDT 24 3583130896 ps
T677 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.2337714531 May 28 01:40:55 PM PDT 24 May 28 01:41:01 PM PDT 24 2654050389 ps
T678 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.2026192868 May 28 01:40:54 PM PDT 24 May 28 01:41:01 PM PDT 24 5534871030 ps
T354 /workspace/coverage/default/29.sysrst_ctrl_combo_detect_with_pre_cond.3715568542 May 28 01:40:35 PM PDT 24 May 28 01:44:42 PM PDT 24 87620041242 ps
T679 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.252215119 May 28 01:39:37 PM PDT 24 May 28 01:39:42 PM PDT 24 3035559335 ps
T680 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.401617544 May 28 01:39:26 PM PDT 24 May 28 01:39:34 PM PDT 24 2478782686 ps
T681 /workspace/coverage/default/3.sysrst_ctrl_stress_all.3725643429 May 28 01:39:17 PM PDT 24 May 28 01:40:31 PM PDT 24 91964802704 ps
T682 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.56481386 May 28 01:39:30 PM PDT 24 May 28 01:39:41 PM PDT 24 2147166228 ps
T683 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.2803342069 May 28 01:39:50 PM PDT 24 May 28 01:39:55 PM PDT 24 3270492478 ps
T684 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.2926959294 May 28 01:40:42 PM PDT 24 May 28 01:40:54 PM PDT 24 3431253737 ps
T287 /workspace/coverage/default/1.sysrst_ctrl_sec_cm.1929883267 May 28 01:39:15 PM PDT 24 May 28 01:39:31 PM PDT 24 22089054079 ps
T685 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.55914096 May 28 01:40:51 PM PDT 24 May 28 01:40:57 PM PDT 24 5428258087 ps
T686 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.3269298474 May 28 01:41:46 PM PDT 24 May 28 01:41:54 PM PDT 24 2185279502 ps
T687 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.3243645639 May 28 01:39:42 PM PDT 24 May 28 01:39:46 PM PDT 24 2480022435 ps
T688 /workspace/coverage/default/35.sysrst_ctrl_stress_all_with_rand_reset.3947286469 May 28 01:41:13 PM PDT 24 May 28 01:41:39 PM PDT 24 37013715359 ps
T689 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.460099509 May 28 01:42:07 PM PDT 24 May 28 01:42:18 PM PDT 24 2195957305 ps
T690 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.1259000723 May 28 01:39:58 PM PDT 24 May 28 01:40:04 PM PDT 24 6023329420 ps
T691 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.3692168568 May 28 01:40:34 PM PDT 24 May 28 01:40:37 PM PDT 24 2935472753 ps
T184 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.3409907822 May 28 01:40:37 PM PDT 24 May 28 01:41:20 PM PDT 24 31381425746 ps
T270 /workspace/coverage/default/33.sysrst_ctrl_stress_all_with_rand_reset.1291461413 May 28 01:41:00 PM PDT 24 May 28 01:43:48 PM PDT 24 135738298591 ps
T692 /workspace/coverage/default/0.sysrst_ctrl_edge_detect.4259489824 May 28 01:39:03 PM PDT 24 May 28 01:39:11 PM PDT 24 3102535251 ps
T693 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.3166639813 May 28 01:40:39 PM PDT 24 May 28 01:40:45 PM PDT 24 3545482267 ps
T694 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.1388582902 May 28 01:40:03 PM PDT 24 May 28 01:40:10 PM PDT 24 3891127482 ps
T695 /workspace/coverage/default/19.sysrst_ctrl_stress_all.677026486 May 28 01:40:02 PM PDT 24 May 28 01:40:55 PM PDT 24 155583076092 ps
T696 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.1346553776 May 28 01:39:31 PM PDT 24 May 28 01:39:41 PM PDT 24 25663112060 ps
T697 /workspace/coverage/default/30.sysrst_ctrl_ultra_low_pwr.3987089593 May 28 01:40:35 PM PDT 24 May 28 01:40:44 PM PDT 24 2563856453 ps
T698 /workspace/coverage/default/32.sysrst_ctrl_alert_test.1342714999 May 28 01:40:57 PM PDT 24 May 28 01:41:07 PM PDT 24 2014400307 ps
T699 /workspace/coverage/default/43.sysrst_ctrl_pin_access_test.3933949106 May 28 01:42:09 PM PDT 24 May 28 01:42:21 PM PDT 24 2238775281 ps
T700 /workspace/coverage/default/10.sysrst_ctrl_stress_all.656547342 May 28 01:39:36 PM PDT 24 May 28 01:39:58 PM PDT 24 14001557492 ps
T364 /workspace/coverage/default/19.sysrst_ctrl_combo_detect_with_pre_cond.3902951681 May 28 01:40:05 PM PDT 24 May 28 01:41:31 PM PDT 24 125464992613 ps
T701 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.647036694 May 28 01:39:15 PM PDT 24 May 28 01:39:27 PM PDT 24 2480932572 ps
T702 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.551169593 May 28 01:40:40 PM PDT 24 May 28 01:40:46 PM PDT 24 3736098856 ps
T214 /workspace/coverage/default/17.sysrst_ctrl_stress_all_with_rand_reset.3563982861 May 28 01:40:05 PM PDT 24 May 28 01:42:05 PM PDT 24 729749125820 ps
T703 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.2420758458 May 28 01:42:17 PM PDT 24 May 28 01:43:56 PM PDT 24 33816964899 ps
T704 /workspace/coverage/default/41.sysrst_ctrl_alert_test.1717251189 May 28 01:42:06 PM PDT 24 May 28 01:42:17 PM PDT 24 2020499025 ps
T141 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.1393105028 May 28 01:39:58 PM PDT 24 May 28 01:40:53 PM PDT 24 234163549057 ps
T705 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.1646459891 May 28 01:39:35 PM PDT 24 May 28 01:39:41 PM PDT 24 2072954753 ps
T706 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.3605080281 May 28 01:39:19 PM PDT 24 May 28 01:39:26 PM PDT 24 2527498983 ps
T707 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.4244795593 May 28 01:42:08 PM PDT 24 May 28 01:42:25 PM PDT 24 3455696533 ps
T708 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.499033503 May 28 01:42:05 PM PDT 24 May 28 01:42:16 PM PDT 24 3470827414 ps
T709 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.1552992922 May 28 01:40:42 PM PDT 24 May 28 01:40:46 PM PDT 24 2640871658 ps
T710 /workspace/coverage/default/7.sysrst_ctrl_stress_all_with_rand_reset.2977765947 May 28 01:39:29 PM PDT 24 May 28 01:41:06 PM PDT 24 449882421357 ps
T358 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.2722351561 May 28 01:42:18 PM PDT 24 May 28 01:43:14 PM PDT 24 72026336406 ps
T711 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.91138653 May 28 01:40:06 PM PDT 24 May 28 01:40:13 PM PDT 24 2076338712 ps
T712 /workspace/coverage/default/0.sysrst_ctrl_smoke.2655042768 May 28 01:39:00 PM PDT 24 May 28 01:39:11 PM PDT 24 2110542411 ps
T713 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.2758904566 May 28 01:39:31 PM PDT 24 May 28 01:39:43 PM PDT 24 2513618967 ps
T714 /workspace/coverage/default/31.sysrst_ctrl_stress_all.3310766405 May 28 01:40:49 PM PDT 24 May 28 01:47:43 PM PDT 24 159906071427 ps
T200 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.1336743396 May 28 01:41:40 PM PDT 24 May 28 01:42:28 PM PDT 24 85021261570 ps
T715 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.1087168895 May 28 01:41:02 PM PDT 24 May 28 01:41:18 PM PDT 24 4658122821 ps
T716 /workspace/coverage/default/44.sysrst_ctrl_edge_detect.2214262789 May 28 01:42:08 PM PDT 24 May 28 01:42:20 PM PDT 24 3032868223 ps
T215 /workspace/coverage/default/28.sysrst_ctrl_edge_detect.3302747812 May 28 01:40:35 PM PDT 24 May 28 01:57:07 PM PDT 24 811907987831 ps
T717 /workspace/coverage/default/45.sysrst_ctrl_alert_test.867334472 May 28 01:42:08 PM PDT 24 May 28 01:42:19 PM PDT 24 2032448381 ps
T718 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.4112163418 May 28 01:40:35 PM PDT 24 May 28 01:40:51 PM PDT 24 4695646575 ps
T719 /workspace/coverage/default/9.sysrst_ctrl_smoke.1137310390 May 28 01:39:30 PM PDT 24 May 28 01:39:38 PM PDT 24 2113698516 ps
T720 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.1520978052 May 28 01:41:12 PM PDT 24 May 28 01:41:15 PM PDT 24 2597521884 ps
T721 /workspace/coverage/default/5.sysrst_ctrl_alert_test.1756789720 May 28 01:39:18 PM PDT 24 May 28 01:39:24 PM PDT 24 2042153099 ps
T722 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.2473634391 May 28 01:42:11 PM PDT 24 May 28 01:42:30 PM PDT 24 2821443520 ps
T359 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.728508384 May 28 01:39:14 PM PDT 24 May 28 01:42:22 PM PDT 24 140597884332 ps
T182 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.185092694 May 28 01:39:30 PM PDT 24 May 28 01:41:11 PM PDT 24 1148900480741 ps
T723 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.3688693441 May 28 01:39:14 PM PDT 24 May 28 01:39:21 PM PDT 24 2761398093 ps
T724 /workspace/coverage/default/7.sysrst_ctrl_smoke.445280697 May 28 01:39:29 PM PDT 24 May 28 01:39:37 PM PDT 24 2119454587 ps
T725 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.2748098220 May 28 01:40:33 PM PDT 24 May 28 01:40:43 PM PDT 24 3879596756 ps
T726 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.609632248 May 28 01:41:00 PM PDT 24 May 28 01:41:08 PM PDT 24 3745200690 ps
T727 /workspace/coverage/default/12.sysrst_ctrl_ultra_low_pwr.2000833505 May 28 01:39:42 PM PDT 24 May 28 01:40:32 PM PDT 24 3697110548642 ps
T728 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.779220401 May 28 01:39:45 PM PDT 24 May 28 01:39:55 PM PDT 24 2133521355 ps
T729 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.2128651549 May 28 01:42:16 PM PDT 24 May 28 01:42:48 PM PDT 24 33744116574 ps
T730 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.170143965 May 28 01:39:45 PM PDT 24 May 28 01:41:21 PM PDT 24 34084258639 ps
T731 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.644385441 May 28 01:41:41 PM PDT 24 May 28 01:41:45 PM PDT 24 3163997992 ps
T732 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.3730717188 May 28 01:39:45 PM PDT 24 May 28 01:39:52 PM PDT 24 3348418921 ps
T733 /workspace/coverage/default/46.sysrst_ctrl_in_out_inverted.2870191716 May 28 01:42:13 PM PDT 24 May 28 01:42:25 PM PDT 24 2482802776 ps
T734 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.1360529238 May 28 01:39:30 PM PDT 24 May 28 01:41:32 PM PDT 24 45952246699 ps
T735 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.3347986814 May 28 01:42:09 PM PDT 24 May 28 01:42:21 PM PDT 24 2488253060 ps
T183 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.2998264679 May 28 01:39:58 PM PDT 24 May 28 01:40:02 PM PDT 24 2637601502 ps
T736 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.966413414 May 28 01:40:09 PM PDT 24 May 28 01:40:15 PM PDT 24 2467230190 ps
T737 /workspace/coverage/default/8.sysrst_ctrl_stress_all.3814222457 May 28 01:39:30 PM PDT 24 May 28 01:39:53 PM PDT 24 13926154382 ps
T738 /workspace/coverage/default/46.sysrst_ctrl_ec_pwr_on_rst.3668129099 May 28 01:42:11 PM PDT 24 May 28 01:42:24 PM PDT 24 3799635263 ps
T161 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.3840658145 May 28 01:39:31 PM PDT 24 May 28 01:39:38 PM PDT 24 6251715134 ps
T739 /workspace/coverage/default/4.sysrst_ctrl_ultra_low_pwr.1324599067 May 28 01:39:17 PM PDT 24 May 28 01:39:29 PM PDT 24 9457656162 ps
T740 /workspace/coverage/default/22.sysrst_ctrl_smoke.1479033953 May 28 01:39:59 PM PDT 24 May 28 01:40:04 PM PDT 24 2142020977 ps
T741 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.2375383919 May 28 01:42:02 PM PDT 24 May 28 01:42:14 PM PDT 24 2176895912 ps
T742 /workspace/coverage/default/7.sysrst_ctrl_ultra_low_pwr.635401954 May 28 01:39:30 PM PDT 24 May 28 01:44:10 PM PDT 24 2013428847749 ps
T743 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.213764637 May 28 01:39:16 PM PDT 24 May 28 01:39:24 PM PDT 24 2612154751 ps
T744 /workspace/coverage/default/31.sysrst_ctrl_edge_detect.2437114184 May 28 01:40:55 PM PDT 24 May 28 01:41:06 PM PDT 24 2607169377 ps
T380 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.1691055927 May 28 01:39:57 PM PDT 24 May 28 01:44:28 PM PDT 24 112012171806 ps
T745 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.4034762423 May 28 01:40:14 PM PDT 24 May 28 01:40:17 PM PDT 24 2524340575 ps
T355 /workspace/coverage/default/35.sysrst_ctrl_combo_detect_with_pre_cond.2564481812 May 28 01:41:14 PM PDT 24 May 28 01:43:13 PM PDT 24 94319325471 ps
T746 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.2381502865 May 28 01:39:45 PM PDT 24 May 28 01:39:54 PM PDT 24 2617467004 ps
T747 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.888176170 May 28 01:40:50 PM PDT 24 May 28 01:41:01 PM PDT 24 2476320710 ps
T748 /workspace/coverage/default/17.sysrst_ctrl_in_out_inverted.2607331192 May 28 01:39:51 PM PDT 24 May 28 01:39:56 PM PDT 24 2476041315 ps
T749 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.2789485013 May 28 01:40:39 PM PDT 24 May 28 01:40:44 PM PDT 24 3050178164 ps
T750 /workspace/coverage/default/20.sysrst_ctrl_alert_test.2555078630 May 28 01:40:09 PM PDT 24 May 28 01:40:12 PM PDT 24 2035850720 ps
T227 /workspace/coverage/default/26.sysrst_ctrl_combo_detect_with_pre_cond.4036388042 May 28 01:40:18 PM PDT 24 May 28 01:47:26 PM PDT 24 165991981993 ps
T751 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.2703030012 May 28 01:42:07 PM PDT 24 May 28 01:42:23 PM PDT 24 2608528717 ps
T752 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.1917769592 May 28 01:42:13 PM PDT 24 May 28 01:42:32 PM PDT 24 3526295433 ps
T753 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.3857131902 May 28 01:40:54 PM PDT 24 May 28 01:41:14 PM PDT 24 5185331091 ps
T754 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.1278087890 May 28 01:40:14 PM PDT 24 May 28 01:41:13 PM PDT 24 95499430653 ps
T755 /workspace/coverage/default/26.sysrst_ctrl_stress_all.4094107650 May 28 01:40:39 PM PDT 24 May 28 01:41:02 PM PDT 24 7956287649 ps
T756 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.4148807339 May 28 01:38:57 PM PDT 24 May 28 01:39:07 PM PDT 24 2508878330 ps
T757 /workspace/coverage/default/25.sysrst_ctrl_pin_access_test.325716458 May 28 01:40:17 PM PDT 24 May 28 01:40:27 PM PDT 24 2209988044 ps
T758 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.2210471479 May 28 01:39:16 PM PDT 24 May 28 01:39:23 PM PDT 24 2484438777 ps
T759 /workspace/coverage/default/10.sysrst_ctrl_alert_test.3308402650 May 28 01:39:33 PM PDT 24 May 28 01:39:40 PM PDT 24 2026471533 ps
T760 /workspace/coverage/default/46.sysrst_ctrl_combo_detect.3774377506 May 28 01:42:10 PM PDT 24 May 28 01:46:55 PM PDT 24 104078483128 ps
T761 /workspace/coverage/default/3.sysrst_ctrl_smoke.3722944773 May 28 01:39:16 PM PDT 24 May 28 01:39:24 PM PDT 24 2121006040 ps
T762 /workspace/coverage/default/35.sysrst_ctrl_stress_all.558330976 May 28 01:41:13 PM PDT 24 May 28 01:47:29 PM PDT 24 154913753650 ps
T763 /workspace/coverage/default/38.sysrst_ctrl_stress_all.4142920389 May 28 01:42:04 PM PDT 24 May 28 01:44:51 PM PDT 24 65112451283 ps
T764 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.1783709948 May 28 01:41:12 PM PDT 24 May 28 01:41:16 PM PDT 24 2490871686 ps
T765 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.2981277350 May 28 01:42:20 PM PDT 24 May 28 01:44:14 PM PDT 24 78724365765 ps
T766 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.1176501676 May 28 01:40:16 PM PDT 24 May 28 01:40:24 PM PDT 24 2454288116 ps
T767 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.1079070890 May 28 01:39:16 PM PDT 24 May 28 01:39:27 PM PDT 24 2044057421 ps
T768 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.1841674879 May 28 01:39:52 PM PDT 24 May 28 01:44:02 PM PDT 24 1071692533113 ps
T382 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.3171403656 May 28 01:42:10 PM PDT 24 May 28 01:44:15 PM PDT 24 50697872514 ps
T370 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.3609232782 May 28 01:41:01 PM PDT 24 May 28 01:45:44 PM PDT 24 111185113063 ps
T769 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.3832899986 May 28 01:39:44 PM PDT 24 May 28 01:39:53 PM PDT 24 3424485875 ps
T770 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.1124962241 May 28 01:39:52 PM PDT 24 May 28 01:39:57 PM PDT 24 2626755446 ps
T201 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.3677229706 May 28 01:39:52 PM PDT 24 May 28 01:47:55 PM PDT 24 1698819830955 ps
T771 /workspace/coverage/default/35.sysrst_ctrl_smoke.3950364250 May 28 01:41:05 PM PDT 24 May 28 01:41:11 PM PDT 24 2119776198 ps
T772 /workspace/coverage/default/41.sysrst_ctrl_stress_all.1400652139 May 28 01:42:07 PM PDT 24 May 28 01:42:22 PM PDT 24 7994373684 ps
T773 /workspace/coverage/default/42.sysrst_ctrl_smoke.2170872792 May 28 01:42:08 PM PDT 24 May 28 01:42:20 PM PDT 24 2126565244 ps
T774 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.1042739936 May 28 01:42:06 PM PDT 24 May 28 01:42:37 PM PDT 24 123101392743 ps
T775 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.2696850000 May 28 01:39:14 PM PDT 24 May 28 01:39:26 PM PDT 24 3608098647 ps
T776 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.2018602877 May 28 01:39:59 PM PDT 24 May 28 01:42:53 PM PDT 24 145880446609 ps
T777 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.2052874947 May 28 01:41:12 PM PDT 24 May 28 01:41:15 PM PDT 24 2235519676 ps
T778 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.1305682934 May 28 01:40:35 PM PDT 24 May 28 01:40:43 PM PDT 24 2609294268 ps
T779 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.4056185385 May 28 01:42:15 PM PDT 24 May 28 01:42:27 PM PDT 24 3683099328 ps
T288 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.882565063 May 28 01:39:16 PM PDT 24 May 28 01:40:09 PM PDT 24 42235134478 ps
T780 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.2172734490 May 28 01:40:48 PM PDT 24 May 28 01:40:59 PM PDT 24 3314808502 ps
T781 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.2577498065 May 28 01:39:36 PM PDT 24 May 28 01:39:43 PM PDT 24 3854765279 ps
T782 /workspace/coverage/default/18.sysrst_ctrl_smoke.3118096252 May 28 01:39:55 PM PDT 24 May 28 01:40:00 PM PDT 24 2116658780 ps
T783 /workspace/coverage/default/92.sysrst_ctrl_combo_detect_with_pre_cond.994418981 May 28 01:42:21 PM PDT 24 May 28 01:44:18 PM PDT 24 92242408636 ps
T784 /workspace/coverage/default/12.sysrst_ctrl_stress_all_with_rand_reset.799204620 May 28 01:39:43 PM PDT 24 May 28 01:40:09 PM PDT 24 8325761535 ps
T785 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.2552649486 May 28 01:42:12 PM PDT 24 May 28 01:48:52 PM PDT 24 145589064879 ps
T786 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.3748366950 May 28 01:41:05 PM PDT 24 May 28 01:41:15 PM PDT 24 2512071259 ps
T787 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.804907344 May 28 01:42:15 PM PDT 24 May 28 01:42:27 PM PDT 24 2535716096 ps
T788 /workspace/coverage/default/23.sysrst_ctrl_pin_override_test.511009890 May 28 01:40:16 PM PDT 24 May 28 01:40:23 PM PDT 24 2513339358 ps
T789 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.4121439573 May 28 01:42:10 PM PDT 24 May 28 01:42:22 PM PDT 24 2640283707 ps
T790 /workspace/coverage/default/22.sysrst_ctrl_alert_test.2592380168 May 28 01:40:15 PM PDT 24 May 28 01:40:20 PM PDT 24 2061088746 ps
T791 /workspace/coverage/default/45.sysrst_ctrl_stress_all.3064991996 May 28 01:42:08 PM PDT 24 May 28 01:42:51 PM PDT 24 13726687576 ps
T792 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.1932830776 May 28 01:42:04 PM PDT 24 May 28 01:42:13 PM PDT 24 3447003016 ps
T793 /workspace/coverage/default/6.sysrst_ctrl_pin_access_test.2947738665 May 28 01:39:14 PM PDT 24 May 28 01:39:21 PM PDT 24 2138553363 ps
T794 /workspace/coverage/default/29.sysrst_ctrl_smoke.1027515043 May 28 01:40:39 PM PDT 24 May 28 01:40:47 PM PDT 24 2112474895 ps
T795 /workspace/coverage/cover_reg_top/15.sysrst_ctrl_intr_test.1319509052 May 28 01:07:21 PM PDT 24 May 28 01:07:29 PM PDT 24 2015248316 ps
T29 /workspace/coverage/cover_reg_top/12.sysrst_ctrl_tl_intg_err.2421348318 May 28 01:07:34 PM PDT 24 May 28 01:08:08 PM PDT 24 42805541114 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%