Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.81 99.33 96.41 100.00 96.79 98.78 99.52 93.81


Total test records in report: 914
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T599 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.3599171788 May 30 01:27:48 PM PDT 24 May 30 01:28:23 PM PDT 24 24082773050 ps
T600 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.4052298724 May 30 01:26:56 PM PDT 24 May 30 01:26:59 PM PDT 24 2484797419 ps
T601 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.4069841588 May 30 01:24:46 PM PDT 24 May 30 01:24:50 PM PDT 24 2523405495 ps
T256 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.2373152950 May 30 01:26:33 PM PDT 24 May 30 01:32:49 PM PDT 24 142910451882 ps
T602 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.948568518 May 30 01:26:52 PM PDT 24 May 30 01:26:55 PM PDT 24 2531392648 ps
T372 /workspace/coverage/default/29.sysrst_ctrl_combo_detect_with_pre_cond.2558771544 May 30 01:26:05 PM PDT 24 May 30 01:28:08 PM PDT 24 43457785358 ps
T603 /workspace/coverage/default/37.sysrst_ctrl_alert_test.3317447138 May 30 01:26:52 PM PDT 24 May 30 01:26:55 PM PDT 24 2033095199 ps
T604 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.3666365041 May 30 01:27:38 PM PDT 24 May 30 01:29:35 PM PDT 24 42967885561 ps
T605 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.3277492963 May 30 01:26:03 PM PDT 24 May 30 01:26:08 PM PDT 24 2615071073 ps
T143 /workspace/coverage/default/43.sysrst_ctrl_stress_all_with_rand_reset.1692391049 May 30 01:27:07 PM PDT 24 May 30 01:28:04 PM PDT 24 85009269174 ps
T133 /workspace/coverage/default/28.sysrst_ctrl_ultra_low_pwr.710658235 May 30 01:26:12 PM PDT 24 May 30 01:26:20 PM PDT 24 2949578592 ps
T341 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.62714635 May 30 01:27:24 PM PDT 24 May 30 01:28:41 PM PDT 24 30353397307 ps
T606 /workspace/coverage/default/46.sysrst_ctrl_stress_all_with_rand_reset.500844050 May 30 01:27:21 PM PDT 24 May 30 01:27:50 PM PDT 24 11249033331 ps
T607 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.2881223471 May 30 01:24:49 PM PDT 24 May 30 01:24:51 PM PDT 24 4453301548 ps
T608 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.2838715675 May 30 01:26:32 PM PDT 24 May 30 01:26:34 PM PDT 24 2641957614 ps
T144 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.2669045696 May 30 01:25:53 PM PDT 24 May 30 01:25:57 PM PDT 24 3667384513 ps
T609 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.1197628256 May 30 01:24:49 PM PDT 24 May 30 01:24:52 PM PDT 24 3215129022 ps
T610 /workspace/coverage/default/40.sysrst_ctrl_stress_all.1177900774 May 30 01:26:51 PM PDT 24 May 30 01:31:31 PM PDT 24 99932396570 ps
T274 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.4181803683 May 30 01:26:24 PM PDT 24 May 30 01:29:43 PM PDT 24 74990636597 ps
T611 /workspace/coverage/default/44.sysrst_ctrl_smoke.369964892 May 30 01:27:16 PM PDT 24 May 30 01:27:19 PM PDT 24 2193193214 ps
T612 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.3904692288 May 30 01:24:56 PM PDT 24 May 30 01:25:02 PM PDT 24 3762512212 ps
T302 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.101138546 May 30 01:24:08 PM PDT 24 May 30 01:26:00 PM PDT 24 42014390852 ps
T613 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.4087896001 May 30 01:24:05 PM PDT 24 May 30 01:24:08 PM PDT 24 2488877170 ps
T614 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.2429337245 May 30 01:26:18 PM PDT 24 May 30 01:26:20 PM PDT 24 2556074737 ps
T615 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.4255930187 May 30 01:26:53 PM PDT 24 May 30 01:26:56 PM PDT 24 8431761765 ps
T616 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.1809982998 May 30 01:26:34 PM PDT 24 May 30 01:26:39 PM PDT 24 2619116276 ps
T617 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.1654314068 May 30 01:24:08 PM PDT 24 May 30 01:24:17 PM PDT 24 2611896782 ps
T618 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.1526625165 May 30 01:25:53 PM PDT 24 May 30 01:26:01 PM PDT 24 2610801280 ps
T619 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.1754094564 May 30 01:26:55 PM PDT 24 May 30 01:26:59 PM PDT 24 2605615057 ps
T375 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.3874647225 May 30 01:26:27 PM PDT 24 May 30 01:35:55 PM PDT 24 2582799813742 ps
T620 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.144138516 May 30 01:24:28 PM PDT 24 May 30 01:24:35 PM PDT 24 2477885408 ps
T621 /workspace/coverage/default/39.sysrst_ctrl_alert_test.3698421506 May 30 01:26:56 PM PDT 24 May 30 01:27:03 PM PDT 24 2012793407 ps
T622 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.3466185917 May 30 01:24:30 PM PDT 24 May 30 01:24:38 PM PDT 24 2510468652 ps
T623 /workspace/coverage/default/38.sysrst_ctrl_smoke.1974086729 May 30 01:26:59 PM PDT 24 May 30 01:27:05 PM PDT 24 2113360851 ps
T310 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.233748610 May 30 01:26:51 PM PDT 24 May 30 01:28:14 PM PDT 24 34771996313 ps
T624 /workspace/coverage/default/5.sysrst_ctrl_alert_test.2629996470 May 30 01:24:44 PM PDT 24 May 30 01:24:52 PM PDT 24 2011652730 ps
T625 /workspace/coverage/default/21.sysrst_ctrl_flash_wr_prot_out.979443584 May 30 01:25:39 PM PDT 24 May 30 01:25:48 PM PDT 24 2609645007 ps
T174 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.2819612169 May 30 01:24:55 PM PDT 24 May 30 01:25:41 PM PDT 24 243605573097 ps
T626 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.411594134 May 30 01:27:09 PM PDT 24 May 30 01:27:13 PM PDT 24 2137157824 ps
T627 /workspace/coverage/default/1.sysrst_ctrl_smoke.1388481824 May 30 01:24:11 PM PDT 24 May 30 01:24:17 PM PDT 24 2109229177 ps
T628 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.2207116271 May 30 01:26:02 PM PDT 24 May 30 01:26:04 PM PDT 24 2125660527 ps
T173 /workspace/coverage/default/11.sysrst_ctrl_edge_detect.919464306 May 30 01:24:49 PM PDT 24 May 30 01:24:51 PM PDT 24 5984109190 ps
T339 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.2626297686 May 30 01:24:56 PM PDT 24 May 30 01:29:00 PM PDT 24 177498008787 ps
T629 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.2445056539 May 30 01:24:08 PM PDT 24 May 30 01:24:11 PM PDT 24 2540007605 ps
T630 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.1506650684 May 30 01:24:48 PM PDT 24 May 30 01:25:33 PM PDT 24 69676531070 ps
T631 /workspace/coverage/default/13.sysrst_ctrl_in_out_inverted.2922731740 May 30 01:24:55 PM PDT 24 May 30 01:24:59 PM PDT 24 2477368609 ps
T632 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.2658868294 May 30 01:25:36 PM PDT 24 May 30 01:25:40 PM PDT 24 3189755106 ps
T224 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.1724735982 May 30 01:25:22 PM PDT 24 May 30 01:25:27 PM PDT 24 3144760797 ps
T633 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.3307960182 May 30 01:27:34 PM PDT 24 May 30 01:28:04 PM PDT 24 22840506429 ps
T373 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.2518549475 May 30 01:26:02 PM PDT 24 May 30 01:26:45 PM PDT 24 76546450220 ps
T634 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.3595400212 May 30 01:26:13 PM PDT 24 May 30 01:26:19 PM PDT 24 4125373117 ps
T635 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.203297955 May 30 01:25:24 PM PDT 24 May 30 01:25:28 PM PDT 24 5313232791 ps
T636 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.3633333397 May 30 01:24:29 PM PDT 24 May 30 01:24:32 PM PDT 24 2474682167 ps
T637 /workspace/coverage/default/3.sysrst_ctrl_flash_wr_prot_out.2789322495 May 30 01:24:33 PM PDT 24 May 30 01:24:40 PM PDT 24 2610428157 ps
T638 /workspace/coverage/default/14.sysrst_ctrl_ultra_low_pwr.1440451636 May 30 01:24:56 PM PDT 24 May 30 01:25:00 PM PDT 24 4257106798 ps
T210 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.2544820338 May 30 01:26:26 PM PDT 24 May 30 01:27:50 PM PDT 24 36398009533 ps
T639 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.3253135240 May 30 01:26:55 PM PDT 24 May 30 01:26:57 PM PDT 24 2082684572 ps
T640 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.505265194 May 30 01:26:35 PM PDT 24 May 30 01:26:41 PM PDT 24 3867059194 ps
T641 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.2958654261 May 30 01:26:34 PM PDT 24 May 30 01:26:40 PM PDT 24 2517292591 ps
T642 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.2838694995 May 30 01:25:23 PM PDT 24 May 30 01:25:31 PM PDT 24 2097312499 ps
T377 /workspace/coverage/default/16.sysrst_ctrl_stress_all.3603706502 May 30 01:25:20 PM PDT 24 May 30 01:30:17 PM PDT 24 1262712731325 ps
T643 /workspace/coverage/default/40.sysrst_ctrl_in_out_inverted.1316341172 May 30 01:26:57 PM PDT 24 May 30 01:27:00 PM PDT 24 2487043340 ps
T644 /workspace/coverage/default/11.sysrst_ctrl_stress_all.3867045964 May 30 01:24:48 PM PDT 24 May 30 01:24:54 PM PDT 24 18162389432 ps
T645 /workspace/coverage/default/35.sysrst_ctrl_stress_all.3243471535 May 30 01:26:34 PM PDT 24 May 30 01:26:47 PM PDT 24 18665046754 ps
T646 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.3035033668 May 30 01:26:53 PM PDT 24 May 30 01:26:56 PM PDT 24 3531208728 ps
T647 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.626186146 May 30 01:25:38 PM PDT 24 May 30 01:25:42 PM PDT 24 2504624467 ps
T648 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.2208463836 May 30 01:27:22 PM PDT 24 May 30 01:28:10 PM PDT 24 33387776440 ps
T649 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.3527182378 May 30 01:27:08 PM PDT 24 May 30 01:27:10 PM PDT 24 2657019846 ps
T353 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.1393430821 May 30 01:24:57 PM PDT 24 May 30 01:25:33 PM PDT 24 54925772185 ps
T234 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.2910139865 May 30 01:26:52 PM PDT 24 May 30 01:26:56 PM PDT 24 5091087499 ps
T650 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.2818278341 May 30 01:27:07 PM PDT 24 May 30 01:27:15 PM PDT 24 2514441496 ps
T651 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.1018898548 May 30 01:26:55 PM PDT 24 May 30 01:27:00 PM PDT 24 3111100402 ps
T652 /workspace/coverage/default/42.sysrst_ctrl_in_out_inverted.2836604993 May 30 01:27:08 PM PDT 24 May 30 01:27:17 PM PDT 24 2452728402 ps
T653 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.2898774678 May 30 01:24:50 PM PDT 24 May 30 01:25:01 PM PDT 24 3733551761 ps
T654 /workspace/coverage/default/3.sysrst_ctrl_alert_test.2728798624 May 30 01:24:32 PM PDT 24 May 30 01:24:35 PM PDT 24 2038005245 ps
T655 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.3579324487 May 30 01:27:22 PM PDT 24 May 30 01:27:25 PM PDT 24 3365893336 ps
T656 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.2509118587 May 30 01:24:58 PM PDT 24 May 30 01:25:05 PM PDT 24 3727503707 ps
T657 /workspace/coverage/default/46.sysrst_ctrl_alert_test.423554022 May 30 01:27:22 PM PDT 24 May 30 01:27:30 PM PDT 24 2013340733 ps
T658 /workspace/coverage/default/2.sysrst_ctrl_stress_all.1215293068 May 30 01:24:30 PM PDT 24 May 30 01:24:48 PM PDT 24 13966768439 ps
T659 /workspace/coverage/default/40.sysrst_ctrl_alert_test.1212337850 May 30 01:26:55 PM PDT 24 May 30 01:26:58 PM PDT 24 2022455221 ps
T660 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.3648251341 May 30 01:25:25 PM PDT 24 May 30 01:25:34 PM PDT 24 2512936432 ps
T661 /workspace/coverage/default/22.sysrst_ctrl_stress_all.2418576905 May 30 01:25:37 PM PDT 24 May 30 01:26:36 PM PDT 24 94378782042 ps
T662 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.3892712703 May 30 01:26:12 PM PDT 24 May 30 01:26:21 PM PDT 24 3611508776 ps
T354 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.1286909338 May 30 01:27:22 PM PDT 24 May 30 01:30:51 PM PDT 24 85875910244 ps
T663 /workspace/coverage/default/8.sysrst_ctrl_alert_test.484716369 May 30 01:24:51 PM PDT 24 May 30 01:24:53 PM PDT 24 2044840036 ps
T664 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.4240706531 May 30 01:25:24 PM PDT 24 May 30 01:25:32 PM PDT 24 2612241915 ps
T665 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.3393850365 May 30 01:24:47 PM PDT 24 May 30 01:24:54 PM PDT 24 2024206120 ps
T666 /workspace/coverage/default/28.sysrst_ctrl_stress_all.3131805674 May 30 01:26:02 PM PDT 24 May 30 01:26:11 PM PDT 24 13260193342 ps
T667 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.3570217954 May 30 01:24:50 PM PDT 24 May 30 01:24:54 PM PDT 24 2628255145 ps
T668 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.2391695025 May 30 01:24:45 PM PDT 24 May 30 01:24:49 PM PDT 24 2954893405 ps
T669 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.1590720341 May 30 01:25:24 PM PDT 24 May 30 01:25:33 PM PDT 24 2509314379 ps
T145 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.1916958100 May 30 01:25:22 PM PDT 24 May 30 01:27:47 PM PDT 24 777301097610 ps
T378 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.3968271684 May 30 01:24:58 PM PDT 24 May 30 01:25:30 PM PDT 24 2267562703717 ps
T670 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.875388642 May 30 01:25:39 PM PDT 24 May 30 01:25:43 PM PDT 24 2481216425 ps
T671 /workspace/coverage/default/40.sysrst_ctrl_smoke.1427429237 May 30 01:26:56 PM PDT 24 May 30 01:27:03 PM PDT 24 2111901510 ps
T672 /workspace/coverage/default/44.sysrst_ctrl_stress_all.3285860820 May 30 01:27:08 PM PDT 24 May 30 01:27:26 PM PDT 24 6672136701 ps
T673 /workspace/coverage/default/0.sysrst_ctrl_alert_test.155074593 May 30 01:24:07 PM PDT 24 May 30 01:24:14 PM PDT 24 2013089939 ps
T674 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.748647424 May 30 01:24:31 PM PDT 24 May 30 01:24:40 PM PDT 24 3090544276 ps
T675 /workspace/coverage/default/7.sysrst_ctrl_auto_blk_key_output.3968052517 May 30 01:24:46 PM PDT 24 May 30 01:24:50 PM PDT 24 3727209724 ps
T676 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.3162014500 May 30 01:27:20 PM PDT 24 May 30 01:27:23 PM PDT 24 2630781103 ps
T677 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.2168325263 May 30 01:26:00 PM PDT 24 May 30 01:26:07 PM PDT 24 2260941931 ps
T678 /workspace/coverage/default/48.sysrst_ctrl_smoke.1476753576 May 30 01:27:22 PM PDT 24 May 30 01:27:27 PM PDT 24 2119147512 ps
T275 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.1033746659 May 30 01:26:19 PM PDT 24 May 30 01:27:44 PM PDT 24 254971334632 ps
T679 /workspace/coverage/default/19.sysrst_ctrl_in_out_inverted.2452346282 May 30 01:25:35 PM PDT 24 May 30 01:25:40 PM PDT 24 2471510241 ps
T680 /workspace/coverage/default/19.sysrst_ctrl_alert_test.2232818067 May 30 01:25:37 PM PDT 24 May 30 01:25:39 PM PDT 24 2152191277 ps
T276 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.1417478492 May 30 01:25:21 PM PDT 24 May 30 01:26:27 PM PDT 24 174450453152 ps
T681 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.1062194008 May 30 01:26:04 PM PDT 24 May 30 01:26:08 PM PDT 24 2032127848 ps
T146 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.3501904203 May 30 01:24:58 PM PDT 24 May 30 01:25:03 PM PDT 24 3618646107 ps
T249 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.415458746 May 30 01:27:40 PM PDT 24 May 30 01:28:03 PM PDT 24 33953516962 ps
T682 /workspace/coverage/default/2.sysrst_ctrl_alert_test.193365175 May 30 01:24:33 PM PDT 24 May 30 01:24:36 PM PDT 24 2021695037 ps
T683 /workspace/coverage/default/25.sysrst_ctrl_pin_access_test.3368099649 May 30 01:25:50 PM PDT 24 May 30 01:25:52 PM PDT 24 2299740144 ps
T684 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.1175902466 May 30 01:24:06 PM PDT 24 May 30 01:24:12 PM PDT 24 3941098968 ps
T685 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.1801863760 May 30 01:25:38 PM PDT 24 May 30 01:27:49 PM PDT 24 52161155213 ps
T340 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.2839319959 May 30 01:26:51 PM PDT 24 May 30 01:28:06 PM PDT 24 150197855855 ps
T686 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.1423532579 May 30 01:24:28 PM PDT 24 May 30 01:24:34 PM PDT 24 2173995613 ps
T687 /workspace/coverage/default/0.sysrst_ctrl_smoke.2826007907 May 30 01:23:55 PM PDT 24 May 30 01:23:58 PM PDT 24 2160221455 ps
T688 /workspace/coverage/default/25.sysrst_ctrl_alert_test.3349875491 May 30 01:25:48 PM PDT 24 May 30 01:25:50 PM PDT 24 2027517312 ps
T689 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.4188795109 May 30 01:24:57 PM PDT 24 May 30 01:25:00 PM PDT 24 2636164586 ps
T690 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.2995343989 May 30 01:24:58 PM PDT 24 May 30 01:26:24 PM PDT 24 49647896405 ps
T367 /workspace/coverage/default/68.sysrst_ctrl_combo_detect_with_pre_cond.4038554886 May 30 01:27:39 PM PDT 24 May 30 01:30:17 PM PDT 24 61081861400 ps
T691 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.617110179 May 30 01:25:51 PM PDT 24 May 30 01:25:53 PM PDT 24 2581405958 ps
T692 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.3311883381 May 30 01:24:58 PM PDT 24 May 30 01:25:01 PM PDT 24 2489150047 ps
T693 /workspace/coverage/default/34.sysrst_ctrl_smoke.629407193 May 30 01:26:32 PM PDT 24 May 30 01:26:35 PM PDT 24 2131750716 ps
T694 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.1527556402 May 30 01:24:07 PM PDT 24 May 30 01:24:10 PM PDT 24 2461202458 ps
T695 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.798491651 May 30 01:25:43 PM PDT 24 May 30 01:25:50 PM PDT 24 2842896741 ps
T696 /workspace/coverage/default/47.sysrst_ctrl_alert_test.2597265070 May 30 01:27:21 PM PDT 24 May 30 01:27:28 PM PDT 24 2011613249 ps
T697 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.1052002529 May 30 01:24:05 PM PDT 24 May 30 01:24:08 PM PDT 24 2492406069 ps
T698 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.2828161746 May 30 01:25:39 PM PDT 24 May 30 01:25:47 PM PDT 24 2202537167 ps
T699 /workspace/coverage/default/9.sysrst_ctrl_stress_all.1932749883 May 30 01:24:56 PM PDT 24 May 30 01:25:08 PM PDT 24 11584809797 ps
T193 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.467045891 May 30 01:27:20 PM PDT 24 May 30 01:27:23 PM PDT 24 2588873401 ps
T700 /workspace/coverage/default/49.sysrst_ctrl_alert_test.2806377009 May 30 01:27:35 PM PDT 24 May 30 01:27:42 PM PDT 24 2013174471 ps
T701 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.17476997 May 30 01:24:46 PM PDT 24 May 30 01:24:55 PM PDT 24 2510168964 ps
T702 /workspace/coverage/default/37.sysrst_ctrl_smoke.1198839842 May 30 01:26:33 PM PDT 24 May 30 01:26:38 PM PDT 24 2120015233 ps
T703 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.1505823774 May 30 01:24:47 PM PDT 24 May 30 01:24:55 PM PDT 24 2610116235 ps
T704 /workspace/coverage/default/25.sysrst_ctrl_combo_detect.1424358221 May 30 01:25:46 PM PDT 24 May 30 01:26:47 PM PDT 24 104514016934 ps
T705 /workspace/coverage/default/27.sysrst_ctrl_stress_all.568422775 May 30 01:26:14 PM PDT 24 May 30 01:26:35 PM PDT 24 18351473673 ps
T706 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.1913846757 May 30 01:25:40 PM PDT 24 May 30 01:25:42 PM PDT 24 3212161728 ps
T707 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.2899162344 May 30 01:25:36 PM PDT 24 May 30 01:25:39 PM PDT 24 2514747996 ps
T708 /workspace/coverage/default/10.sysrst_ctrl_stress_all.272300000 May 30 01:24:48 PM PDT 24 May 30 01:25:04 PM PDT 24 12606212251 ps
T709 /workspace/coverage/default/28.sysrst_ctrl_alert_test.1398826737 May 30 01:26:14 PM PDT 24 May 30 01:26:17 PM PDT 24 2044760608 ps
T376 /workspace/coverage/default/17.sysrst_ctrl_ultra_low_pwr.636059698 May 30 01:25:24 PM PDT 24 May 30 01:26:35 PM PDT 24 373884265447 ps
T369 /workspace/coverage/default/49.sysrst_ctrl_combo_detect_with_pre_cond.3988306798 May 30 01:27:24 PM PDT 24 May 30 01:28:15 PM PDT 24 73076556918 ps
T141 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.4284866271 May 30 01:24:51 PM PDT 24 May 30 01:24:54 PM PDT 24 6412910174 ps
T192 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.3535844676 May 30 01:24:09 PM PDT 24 May 30 01:25:10 PM PDT 24 27501052311 ps
T710 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.446618432 May 30 01:25:08 PM PDT 24 May 30 01:25:11 PM PDT 24 15867305211 ps
T711 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2112438797 May 30 01:24:29 PM PDT 24 May 30 01:24:36 PM PDT 24 2314996211 ps
T712 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.2814830873 May 30 01:24:45 PM PDT 24 May 30 01:24:54 PM PDT 24 2609929479 ps
T713 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.1745526378 May 30 01:25:51 PM PDT 24 May 30 01:25:59 PM PDT 24 2475065263 ps
T714 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.2703824489 May 30 01:26:35 PM PDT 24 May 30 01:26:38 PM PDT 24 2630125535 ps
T715 /workspace/coverage/default/92.sysrst_ctrl_combo_detect_with_pre_cond.3908140185 May 30 01:27:50 PM PDT 24 May 30 01:31:31 PM PDT 24 86235312085 ps
T716 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.3086236848 May 30 01:25:23 PM PDT 24 May 30 01:25:33 PM PDT 24 3525502432 ps
T717 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.1479208697 May 30 01:26:35 PM PDT 24 May 30 01:26:38 PM PDT 24 6505300168 ps
T718 /workspace/coverage/default/23.sysrst_ctrl_smoke.3739482940 May 30 01:25:38 PM PDT 24 May 30 01:25:43 PM PDT 24 2115717966 ps
T277 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.1956268239 May 30 01:24:07 PM PDT 24 May 30 01:25:03 PM PDT 24 20136492933 ps
T719 /workspace/coverage/default/19.sysrst_ctrl_smoke.158516274 May 30 01:25:35 PM PDT 24 May 30 01:25:43 PM PDT 24 2111799450 ps
T720 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.1826059171 May 30 01:24:58 PM PDT 24 May 30 01:25:08 PM PDT 24 5970455100 ps
T721 /workspace/coverage/default/12.sysrst_ctrl_alert_test.3574134353 May 30 01:24:58 PM PDT 24 May 30 01:25:03 PM PDT 24 2019621487 ps
T722 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.3159553837 May 30 01:25:51 PM PDT 24 May 30 01:25:59 PM PDT 24 2511174532 ps
T368 /workspace/coverage/default/76.sysrst_ctrl_combo_detect_with_pre_cond.2616713419 May 30 01:27:37 PM PDT 24 May 30 01:28:20 PM PDT 24 163461572121 ps
T723 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.1004465766 May 30 01:26:30 PM PDT 24 May 30 01:26:34 PM PDT 24 2149573578 ps
T724 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.1055626698 May 30 01:24:07 PM PDT 24 May 30 01:24:14 PM PDT 24 2132869788 ps
T106 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.1724413779 May 30 01:26:17 PM PDT 24 May 30 01:26:27 PM PDT 24 3574856519 ps
T725 /workspace/coverage/default/9.sysrst_ctrl_edge_detect.3477281014 May 30 01:24:57 PM PDT 24 May 30 01:25:01 PM PDT 24 2643926329 ps
T726 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.1100239603 May 30 01:27:07 PM PDT 24 May 30 01:27:12 PM PDT 24 2612284070 ps
T727 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.2771620287 May 30 01:26:54 PM PDT 24 May 30 01:27:02 PM PDT 24 10965566759 ps
T728 /workspace/coverage/default/21.sysrst_ctrl_ultra_low_pwr.59761801 May 30 01:25:38 PM PDT 24 May 30 01:25:57 PM PDT 24 39585822272 ps
T729 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.1598689554 May 30 01:27:22 PM PDT 24 May 30 01:27:25 PM PDT 24 2508435022 ps
T335 /workspace/coverage/default/5.sysrst_ctrl_combo_detect.1629825431 May 30 01:24:51 PM PDT 24 May 30 01:25:24 PM PDT 24 50482263606 ps
T730 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.1636373550 May 30 01:26:52 PM PDT 24 May 30 01:27:02 PM PDT 24 3352054014 ps
T731 /workspace/coverage/default/27.sysrst_ctrl_in_out_inverted.1187545372 May 30 01:26:00 PM PDT 24 May 30 01:26:03 PM PDT 24 2482618415 ps
T732 /workspace/coverage/default/10.sysrst_ctrl_smoke.478892473 May 30 01:24:44 PM PDT 24 May 30 01:24:46 PM PDT 24 2148653631 ps
T370 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.1284198077 May 30 01:27:48 PM PDT 24 May 30 01:27:55 PM PDT 24 29207500841 ps
T733 /workspace/coverage/default/17.sysrst_ctrl_smoke.3737332741 May 30 01:25:25 PM PDT 24 May 30 01:25:33 PM PDT 24 2108102830 ps
T278 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.649932858 May 30 01:24:44 PM PDT 24 May 30 01:25:43 PM PDT 24 83072312250 ps
T734 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.1301413049 May 30 01:26:52 PM PDT 24 May 30 01:27:00 PM PDT 24 2510219676 ps
T735 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.3372991554 May 30 01:27:20 PM PDT 24 May 30 01:27:28 PM PDT 24 2513538819 ps
T736 /workspace/coverage/default/17.sysrst_ctrl_alert_test.3804956163 May 30 01:25:23 PM PDT 24 May 30 01:25:28 PM PDT 24 2020902775 ps
T737 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.1938421816 May 30 01:27:09 PM PDT 24 May 30 01:28:25 PM PDT 24 123013551942 ps
T738 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.239512293 May 30 01:25:35 PM PDT 24 May 30 01:25:38 PM PDT 24 3400171594 ps
T739 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.1053398072 May 30 01:24:28 PM PDT 24 May 30 01:24:31 PM PDT 24 3852009166 ps
T740 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.2720039744 May 30 01:27:23 PM PDT 24 May 30 01:28:43 PM PDT 24 142980857962 ps
T741 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.1388088179 May 30 01:24:47 PM PDT 24 May 30 01:25:19 PM PDT 24 46439802397 ps
T362 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.1447814699 May 30 01:27:16 PM PDT 24 May 30 01:28:58 PM PDT 24 79596103416 ps
T742 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.2725912270 May 30 01:25:37 PM PDT 24 May 30 01:25:42 PM PDT 24 2617685835 ps
T743 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.2013563178 May 30 01:26:53 PM PDT 24 May 30 01:28:12 PM PDT 24 114203172843 ps
T744 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.3149314025 May 30 01:25:41 PM PDT 24 May 30 01:25:44 PM PDT 24 2538675440 ps
T235 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.3038839792 May 30 01:24:06 PM PDT 24 May 30 01:24:15 PM PDT 24 3130449986 ps
T303 /workspace/coverage/default/1.sysrst_ctrl_sec_cm.284155742 May 30 01:24:06 PM PDT 24 May 30 01:25:29 PM PDT 24 42014769746 ps
T745 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.1146496469 May 30 01:26:55 PM PDT 24 May 30 01:27:00 PM PDT 24 2618494089 ps
T746 /workspace/coverage/default/45.sysrst_ctrl_combo_detect_with_pre_cond.1289408163 May 30 01:27:23 PM PDT 24 May 30 01:28:23 PM PDT 24 76624632381 ps
T747 /workspace/coverage/default/40.sysrst_ctrl_flash_wr_prot_out.3723371943 May 30 01:26:55 PM PDT 24 May 30 01:27:03 PM PDT 24 2607035608 ps
T748 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.2321887147 May 30 01:24:51 PM PDT 24 May 30 01:24:56 PM PDT 24 2465024544 ps
T749 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.3216376578 May 30 01:27:21 PM PDT 24 May 30 01:27:24 PM PDT 24 2627028665 ps
T750 /workspace/coverage/default/42.sysrst_ctrl_pin_access_test.338815178 May 30 01:27:05 PM PDT 24 May 30 01:27:12 PM PDT 24 2094684266 ps
T751 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.3759774192 May 30 01:24:43 PM PDT 24 May 30 01:24:52 PM PDT 24 2477290111 ps
T342 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.2484735715 May 30 01:27:37 PM PDT 24 May 30 01:33:59 PM PDT 24 142428448892 ps
T752 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.3200671927 May 30 01:27:08 PM PDT 24 May 30 01:32:17 PM PDT 24 119513707784 ps
T753 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.177280099 May 30 01:26:57 PM PDT 24 May 30 01:26:59 PM PDT 24 3128561676 ps
T754 /workspace/coverage/default/22.sysrst_ctrl_auto_blk_key_output.2364651259 May 30 01:25:39 PM PDT 24 May 30 01:25:43 PM PDT 24 3295192304 ps
T755 /workspace/coverage/default/42.sysrst_ctrl_smoke.2733180039 May 30 01:27:09 PM PDT 24 May 30 01:27:16 PM PDT 24 2111948481 ps
T756 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.1863104760 May 30 01:24:48 PM PDT 24 May 30 01:24:53 PM PDT 24 2475563789 ps
T757 /workspace/coverage/default/9.sysrst_ctrl_alert_test.3743792052 May 30 01:24:58 PM PDT 24 May 30 01:25:02 PM PDT 24 2019854731 ps
T758 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.3536085925 May 30 01:26:18 PM PDT 24 May 30 01:26:26 PM PDT 24 2613572644 ps
T759 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.718533857 May 30 01:24:49 PM PDT 24 May 30 01:24:52 PM PDT 24 3224898283 ps
T760 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.433125860 May 30 01:27:07 PM PDT 24 May 30 01:27:15 PM PDT 24 4536232712 ps
T761 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.2081912582 May 30 01:24:44 PM PDT 24 May 30 01:25:55 PM PDT 24 155365029224 ps
T762 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.335534420 May 30 01:27:21 PM PDT 24 May 30 01:27:41 PM PDT 24 27440386006 ps
T763 /workspace/coverage/default/45.sysrst_ctrl_stress_all.3117644398 May 30 01:27:19 PM PDT 24 May 30 01:27:30 PM PDT 24 15472429058 ps
T764 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_with_pre_cond.1434410974 May 30 01:24:29 PM PDT 24 May 30 01:24:54 PM PDT 24 31325331869 ps
T343 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.3771474394 May 30 01:27:38 PM PDT 24 May 30 01:31:03 PM PDT 24 76231885908 ps
T765 /workspace/coverage/default/7.sysrst_ctrl_ultra_low_pwr.2284695430 May 30 01:24:55 PM PDT 24 May 30 01:24:58 PM PDT 24 6977705437 ps
T766 /workspace/coverage/default/32.sysrst_ctrl_ec_pwr_on_rst.1470490447 May 30 01:26:23 PM PDT 24 May 30 01:26:31 PM PDT 24 2443666379 ps
T767 /workspace/coverage/default/35.sysrst_ctrl_alert_test.1225508874 May 30 01:26:35 PM PDT 24 May 30 01:26:39 PM PDT 24 2018395288 ps
T768 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.652172935 May 30 01:24:29 PM PDT 24 May 30 01:24:36 PM PDT 24 2137427403 ps
T769 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.1513125085 May 30 01:24:27 PM PDT 24 May 30 01:24:37 PM PDT 24 3161600468 ps
T770 /workspace/coverage/default/9.sysrst_ctrl_smoke.1772238229 May 30 01:24:51 PM PDT 24 May 30 01:24:58 PM PDT 24 2109366321 ps
T771 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.866883992 May 30 01:26:34 PM PDT 24 May 30 01:39:15 PM PDT 24 282342117369 ps
T772 /workspace/coverage/default/3.sysrst_ctrl_ec_pwr_on_rst.2014891717 May 30 01:24:28 PM PDT 24 May 30 01:24:36 PM PDT 24 4560838548 ps
T773 /workspace/coverage/default/34.sysrst_ctrl_stress_all.1995096878 May 30 01:26:34 PM PDT 24 May 30 01:27:15 PM PDT 24 19051833151 ps
T774 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.2817960034 May 30 01:24:46 PM PDT 24 May 30 01:25:06 PM PDT 24 38193608868 ps
T775 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.3205730021 May 30 01:25:48 PM PDT 24 May 30 01:25:51 PM PDT 24 2551107315 ps
T776 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2500707267 May 30 01:24:05 PM PDT 24 May 30 01:24:13 PM PDT 24 2538564571 ps
T777 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.4205365544 May 30 01:26:06 PM PDT 24 May 30 01:26:14 PM PDT 24 2798984655 ps
T778 /workspace/coverage/default/33.sysrst_ctrl_ec_pwr_on_rst.459859109 May 30 01:26:34 PM PDT 24 May 30 01:26:44 PM PDT 24 3359217603 ps
T779 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.2848029047 May 30 01:24:50 PM PDT 24 May 30 01:24:53 PM PDT 24 2037668530 ps
T780 /workspace/coverage/default/21.sysrst_ctrl_smoke.3706247906 May 30 01:25:39 PM PDT 24 May 30 01:25:47 PM PDT 24 2111684376 ps
T781 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.2723479101 May 30 01:24:44 PM PDT 24 May 30 01:24:51 PM PDT 24 3619037660 ps
T782 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.4247901234 May 30 01:26:26 PM PDT 24 May 30 01:26:30 PM PDT 24 2534441893 ps
T783 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.1286092814 May 30 01:24:45 PM PDT 24 May 30 01:24:54 PM PDT 24 2477833689 ps
T784 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.382222176 May 30 01:27:47 PM PDT 24 May 30 01:29:00 PM PDT 24 26827985687 ps
T785 /workspace/coverage/default/22.sysrst_ctrl_alert_test.1733809481 May 30 01:25:36 PM PDT 24 May 30 01:25:39 PM PDT 24 2041298184 ps
T786 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.3138447454 May 30 01:26:35 PM PDT 24 May 30 01:26:37 PM PDT 24 2618020748 ps
T787 /workspace/coverage/default/6.sysrst_ctrl_stress_all.1679017034 May 30 01:24:49 PM PDT 24 May 30 01:27:16 PM PDT 24 241380121001 ps
T788 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.3838970155 May 30 01:27:24 PM PDT 24 May 30 01:31:55 PM PDT 24 104371508734 ps
T789 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.3494358086 May 30 01:25:10 PM PDT 24 May 30 01:25:18 PM PDT 24 2609386014 ps
T371 /workspace/coverage/default/52.sysrst_ctrl_combo_detect_with_pre_cond.1662132128 May 30 01:27:36 PM PDT 24 May 30 01:29:13 PM PDT 24 39790805580 ps
T790 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.274865765 May 30 01:24:33 PM PDT 24 May 30 01:24:37 PM PDT 24 3313557011 ps
T791 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.1555076489 May 30 01:24:30 PM PDT 24 May 30 01:24:35 PM PDT 24 7458121924 ps
T792 /workspace/coverage/default/29.sysrst_ctrl_stress_all.1785246378 May 30 01:26:27 PM PDT 24 May 30 01:35:24 PM PDT 24 603359318464 ps
T793 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.3980762281 May 30 01:26:31 PM PDT 24 May 30 01:28:07 PM PDT 24 35668173458 ps
T794 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.709483031 May 30 01:27:33 PM PDT 24 May 30 01:27:52 PM PDT 24 26610428799 ps
T795 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.1341204097 May 30 01:24:33 PM PDT 24 May 30 01:24:42 PM PDT 24 2449927041 ps
T348 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.2857665185 May 30 01:24:49 PM PDT 24 May 30 01:26:45 PM PDT 24 85200978028 ps
T796 /workspace/coverage/default/27.sysrst_ctrl_combo_detect_with_pre_cond.3218793637 May 30 01:25:56 PM PDT 24 May 30 01:26:36 PM PDT 24 28587978398 ps
T250 /workspace/coverage/default/11.sysrst_ctrl_combo_detect_with_pre_cond.1418104736 May 30 01:24:49 PM PDT 24 May 30 01:26:01 PM PDT 24 89691275206 ps
T797 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.570684375 May 30 01:27:46 PM PDT 24 May 30 01:28:00 PM PDT 24 59505272886 ps
T798 /workspace/coverage/default/23.sysrst_ctrl_combo_detect.1513824719 May 30 01:25:53 PM PDT 24 May 30 01:26:53 PM PDT 24 82352111066 ps
T232 /workspace/coverage/default/19.sysrst_ctrl_stress_all.3780976249 May 30 01:25:38 PM PDT 24 May 30 01:25:50 PM PDT 24 14378542306 ps
T233 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.813112345 May 30 01:27:36 PM PDT 24 May 30 01:28:01 PM PDT 24 33455001124 ps
T26 /workspace/coverage/cover_reg_top/15.sysrst_ctrl_tl_intg_err.3424640015 May 30 01:46:58 PM PDT 24 May 30 01:47:28 PM PDT 24 22203310865 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%