Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.77 98.81 96.78 100.00 95.51 98.26 99.52 88.50


Total test records in report: 914
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T93 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.2112754497 Jun 24 06:33:19 PM PDT 24 Jun 24 06:33:28 PM PDT 24 6014168489 ps
T264 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.2429864714 Jun 24 06:34:38 PM PDT 24 Jun 24 06:39:29 PM PDT 24 110318635698 ps
T437 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.1949567649 Jun 24 06:34:32 PM PDT 24 Jun 24 06:34:43 PM PDT 24 3426387112 ps
T438 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.1022919629 Jun 24 06:33:06 PM PDT 24 Jun 24 06:33:15 PM PDT 24 2608183526 ps
T439 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.967809176 Jun 24 06:33:32 PM PDT 24 Jun 24 06:33:35 PM PDT 24 2284624157 ps
T106 /workspace/coverage/default/23.sysrst_ctrl_stress_all.1603538861 Jun 24 06:33:31 PM PDT 24 Jun 24 06:36:25 PM PDT 24 139687323940 ps
T440 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.3220438171 Jun 24 06:34:48 PM PDT 24 Jun 24 06:34:51 PM PDT 24 4213412782 ps
T441 /workspace/coverage/default/41.sysrst_ctrl_smoke.1965529065 Jun 24 06:34:34 PM PDT 24 Jun 24 06:34:42 PM PDT 24 2113117911 ps
T442 /workspace/coverage/default/29.sysrst_ctrl_pin_override_test.3179330733 Jun 24 06:33:53 PM PDT 24 Jun 24 06:33:58 PM PDT 24 2523604396 ps
T443 /workspace/coverage/default/31.sysrst_ctrl_stress_all.3815217270 Jun 24 06:34:04 PM PDT 24 Jun 24 06:34:22 PM PDT 24 12970516834 ps
T209 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.3557857104 Jun 24 06:32:35 PM PDT 24 Jun 24 06:32:41 PM PDT 24 2429509205 ps
T87 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.3236560466 Jun 24 06:33:53 PM PDT 24 Jun 24 06:34:43 PM PDT 24 81656603247 ps
T444 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.277948813 Jun 24 06:34:59 PM PDT 24 Jun 24 06:35:06 PM PDT 24 2018252166 ps
T281 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.807671881 Jun 24 06:34:19 PM PDT 24 Jun 24 06:36:56 PM PDT 24 227706647439 ps
T445 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.1750067534 Jun 24 06:32:59 PM PDT 24 Jun 24 06:33:04 PM PDT 24 2513323220 ps
T446 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.3450874987 Jun 24 06:33:21 PM PDT 24 Jun 24 06:33:28 PM PDT 24 2612167079 ps
T354 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.4179243178 Jun 24 06:35:16 PM PDT 24 Jun 24 06:39:52 PM PDT 24 104199141857 ps
T273 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.2159473414 Jun 24 06:33:46 PM PDT 24 Jun 24 06:34:20 PM PDT 24 54423120489 ps
T447 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.3243282689 Jun 24 06:34:20 PM PDT 24 Jun 24 06:34:31 PM PDT 24 2509438763 ps
T448 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.3759227584 Jun 24 06:33:09 PM PDT 24 Jun 24 06:33:12 PM PDT 24 2767128350 ps
T373 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.2455781482 Jun 24 06:34:09 PM PDT 24 Jun 24 06:36:11 PM PDT 24 1867493386319 ps
T449 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.4075957987 Jun 24 06:33:45 PM PDT 24 Jun 24 06:33:54 PM PDT 24 3238887948 ps
T307 /workspace/coverage/default/33.sysrst_ctrl_stress_all.3784270860 Jun 24 06:34:02 PM PDT 24 Jun 24 06:34:15 PM PDT 24 15122957028 ps
T269 /workspace/coverage/default/11.sysrst_ctrl_combo_detect_with_pre_cond.2005343516 Jun 24 06:32:55 PM PDT 24 Jun 24 06:33:58 PM PDT 24 25330929205 ps
T450 /workspace/coverage/default/36.sysrst_ctrl_alert_test.2403187072 Jun 24 06:34:20 PM PDT 24 Jun 24 06:34:26 PM PDT 24 2021650884 ps
T367 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.1175026115 Jun 24 06:33:52 PM PDT 24 Jun 24 06:35:21 PM PDT 24 32776972282 ps
T451 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.2164647644 Jun 24 06:33:33 PM PDT 24 Jun 24 06:33:44 PM PDT 24 3634141429 ps
T452 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.1803950737 Jun 24 06:33:54 PM PDT 24 Jun 24 06:34:01 PM PDT 24 2055537887 ps
T453 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.3328218139 Jun 24 06:34:19 PM PDT 24 Jun 24 06:34:23 PM PDT 24 2635089748 ps
T304 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.637234112 Jun 24 06:33:32 PM PDT 24 Jun 24 06:34:26 PM PDT 24 19240593193 ps
T270 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.1379267448 Jun 24 06:34:39 PM PDT 24 Jun 24 06:37:27 PM PDT 24 72936928856 ps
T265 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.3700336803 Jun 24 06:35:14 PM PDT 24 Jun 24 06:35:54 PM PDT 24 58373602450 ps
T316 /workspace/coverage/default/3.sysrst_ctrl_ultra_low_pwr.815285700 Jun 24 06:32:39 PM PDT 24 Jun 24 06:32:46 PM PDT 24 4136773594 ps
T454 /workspace/coverage/default/11.sysrst_ctrl_stress_all.7944928 Jun 24 06:32:49 PM PDT 24 Jun 24 06:33:33 PM PDT 24 154271033436 ps
T455 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1614969105 Jun 24 06:32:30 PM PDT 24 Jun 24 06:32:33 PM PDT 24 2522285846 ps
T277 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.344525266 Jun 24 06:32:28 PM PDT 24 Jun 24 06:32:43 PM PDT 24 42324841131 ps
T456 /workspace/coverage/default/44.sysrst_ctrl_ultra_low_pwr.1956440483 Jun 24 06:34:39 PM PDT 24 Jun 24 06:34:44 PM PDT 24 6571893103 ps
T457 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.666820722 Jun 24 06:33:37 PM PDT 24 Jun 24 06:33:41 PM PDT 24 2521721920 ps
T458 /workspace/coverage/default/5.sysrst_ctrl_alert_test.1373813577 Jun 24 06:32:37 PM PDT 24 Jun 24 06:32:42 PM PDT 24 2018128548 ps
T459 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.4064033196 Jun 24 06:34:59 PM PDT 24 Jun 24 06:37:51 PM PDT 24 136665856783 ps
T460 /workspace/coverage/default/31.sysrst_ctrl_smoke.3224208369 Jun 24 06:33:55 PM PDT 24 Jun 24 06:34:03 PM PDT 24 2108749194 ps
T461 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.680415526 Jun 24 06:33:46 PM PDT 24 Jun 24 06:33:53 PM PDT 24 2990839551 ps
T462 /workspace/coverage/default/42.sysrst_ctrl_ec_pwr_on_rst.3972138601 Jun 24 06:34:39 PM PDT 24 Jun 24 06:34:44 PM PDT 24 2929083994 ps
T347 /workspace/coverage/default/37.sysrst_ctrl_combo_detect_with_pre_cond.3573987835 Jun 24 06:34:20 PM PDT 24 Jun 24 06:38:46 PM PDT 24 106499337228 ps
T463 /workspace/coverage/default/36.sysrst_ctrl_stress_all.766777858 Jun 24 06:34:21 PM PDT 24 Jun 24 06:40:37 PM PDT 24 153074184224 ps
T364 /workspace/coverage/default/27.sysrst_ctrl_stress_all.4064393617 Jun 24 06:33:45 PM PDT 24 Jun 24 06:35:52 PM PDT 24 239077505606 ps
T464 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.294917592 Jun 24 06:34:51 PM PDT 24 Jun 24 06:34:55 PM PDT 24 3339993579 ps
T465 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.1897294540 Jun 24 06:33:00 PM PDT 24 Jun 24 06:33:53 PM PDT 24 204007452607 ps
T466 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.4076048294 Jun 24 06:32:30 PM PDT 24 Jun 24 06:32:33 PM PDT 24 2214189537 ps
T467 /workspace/coverage/default/38.sysrst_ctrl_alert_test.1195088745 Jun 24 06:34:20 PM PDT 24 Jun 24 06:34:29 PM PDT 24 2011051164 ps
T468 /workspace/coverage/default/6.sysrst_ctrl_ultra_low_pwr.558603660 Jun 24 06:32:42 PM PDT 24 Jun 24 06:32:50 PM PDT 24 6793023496 ps
T267 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.89520631 Jun 24 06:33:38 PM PDT 24 Jun 24 06:36:15 PM PDT 24 65445748119 ps
T469 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.1580257392 Jun 24 06:32:29 PM PDT 24 Jun 24 06:32:36 PM PDT 24 3211743393 ps
T89 /workspace/coverage/default/27.sysrst_ctrl_stress_all_with_rand_reset.4114250646 Jun 24 06:33:46 PM PDT 24 Jun 24 06:35:14 PM PDT 24 189829200640 ps
T190 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.2371645312 Jun 24 06:33:20 PM PDT 24 Jun 24 06:37:56 PM PDT 24 112341445839 ps
T191 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.2412162823 Jun 24 06:32:44 PM PDT 24 Jun 24 06:32:50 PM PDT 24 4155878299 ps
T192 /workspace/coverage/default/37.sysrst_ctrl_ec_pwr_on_rst.4055209154 Jun 24 06:34:19 PM PDT 24 Jun 24 06:34:25 PM PDT 24 2918659737 ps
T125 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.2451509109 Jun 24 06:33:22 PM PDT 24 Jun 24 06:33:24 PM PDT 24 10134207432 ps
T193 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.1934101296 Jun 24 06:32:30 PM PDT 24 Jun 24 06:33:13 PM PDT 24 71769543060 ps
T126 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.3245952503 Jun 24 06:32:59 PM PDT 24 Jun 24 06:33:02 PM PDT 24 5437975577 ps
T194 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2610801090 Jun 24 06:32:35 PM PDT 24 Jun 24 06:32:43 PM PDT 24 2533628520 ps
T195 /workspace/coverage/default/0.sysrst_ctrl_smoke.2004013131 Jun 24 06:32:19 PM PDT 24 Jun 24 06:32:23 PM PDT 24 2128310861 ps
T107 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.3377823214 Jun 24 06:32:40 PM PDT 24 Jun 24 06:36:34 PM PDT 24 94222734822 ps
T271 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.2203499842 Jun 24 06:35:16 PM PDT 24 Jun 24 06:36:23 PM PDT 24 25331284375 ps
T470 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.4095089587 Jun 24 06:32:52 PM PDT 24 Jun 24 06:32:56 PM PDT 24 2635022742 ps
T88 /workspace/coverage/default/39.sysrst_ctrl_stress_all_with_rand_reset.1801390890 Jun 24 06:34:33 PM PDT 24 Jun 24 06:36:24 PM PDT 24 340984190109 ps
T199 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.654208771 Jun 24 06:34:21 PM PDT 24 Jun 24 06:39:54 PM PDT 24 153744540257 ps
T200 /workspace/coverage/default/0.sysrst_ctrl_stress_all.3913328862 Jun 24 06:32:16 PM PDT 24 Jun 24 06:32:24 PM PDT 24 10094798747 ps
T108 /workspace/coverage/default/16.sysrst_ctrl_combo_detect.2778085989 Jun 24 06:33:09 PM PDT 24 Jun 24 06:34:40 PM PDT 24 71572246124 ps
T201 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.1243038245 Jun 24 06:34:03 PM PDT 24 Jun 24 06:34:08 PM PDT 24 2455562761 ps
T202 /workspace/coverage/default/40.sysrst_ctrl_alert_test.3029901055 Jun 24 06:34:29 PM PDT 24 Jun 24 06:34:34 PM PDT 24 2021681680 ps
T203 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.805329759 Jun 24 06:34:03 PM PDT 24 Jun 24 06:34:14 PM PDT 24 3491269838 ps
T204 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.66862425 Jun 24 06:32:36 PM PDT 24 Jun 24 06:32:42 PM PDT 24 3618470352 ps
T205 /workspace/coverage/default/48.sysrst_ctrl_smoke.3330181846 Jun 24 06:35:04 PM PDT 24 Jun 24 06:35:07 PM PDT 24 2126154706 ps
T206 /workspace/coverage/default/27.sysrst_ctrl_auto_blk_key_output.2269613050 Jun 24 06:33:48 PM PDT 24 Jun 24 06:33:54 PM PDT 24 3630475745 ps
T471 /workspace/coverage/default/43.sysrst_ctrl_stress_all.3151043237 Jun 24 06:34:36 PM PDT 24 Jun 24 06:34:43 PM PDT 24 7118860521 ps
T472 /workspace/coverage/default/13.sysrst_ctrl_smoke.35795762 Jun 24 06:32:58 PM PDT 24 Jun 24 06:33:06 PM PDT 24 2109475339 ps
T278 /workspace/coverage/default/1.sysrst_ctrl_sec_cm.2854000258 Jun 24 06:32:30 PM PDT 24 Jun 24 06:32:46 PM PDT 24 22069294592 ps
T473 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.861290225 Jun 24 06:33:36 PM PDT 24 Jun 24 06:33:45 PM PDT 24 2937575158 ps
T474 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.3990914962 Jun 24 06:32:50 PM PDT 24 Jun 24 06:33:00 PM PDT 24 2452600867 ps
T475 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.1115010610 Jun 24 06:32:29 PM PDT 24 Jun 24 06:32:32 PM PDT 24 2638152819 ps
T476 /workspace/coverage/default/6.sysrst_ctrl_smoke.3636852535 Jun 24 06:32:37 PM PDT 24 Jun 24 06:32:42 PM PDT 24 2121965139 ps
T82 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.3311651541 Jun 24 06:32:52 PM PDT 24 Jun 24 06:34:25 PM PDT 24 37596221888 ps
T477 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.3805350787 Jun 24 06:34:48 PM PDT 24 Jun 24 06:34:52 PM PDT 24 2790779640 ps
T478 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.1847296464 Jun 24 06:32:39 PM PDT 24 Jun 24 06:32:44 PM PDT 24 3856715098 ps
T137 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.1486049600 Jun 24 06:33:17 PM PDT 24 Jun 24 06:33:25 PM PDT 24 8432329679 ps
T479 /workspace/coverage/default/0.sysrst_ctrl_alert_test.3353246893 Jun 24 06:32:17 PM PDT 24 Jun 24 06:32:22 PM PDT 24 2018556601 ps
T480 /workspace/coverage/default/30.sysrst_ctrl_stress_all.2652650047 Jun 24 06:33:55 PM PDT 24 Jun 24 06:34:30 PM PDT 24 13849318397 ps
T481 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.939688770 Jun 24 06:33:20 PM PDT 24 Jun 24 06:33:29 PM PDT 24 2515319334 ps
T482 /workspace/coverage/default/47.sysrst_ctrl_smoke.1179775130 Jun 24 06:34:46 PM PDT 24 Jun 24 06:34:53 PM PDT 24 2113086909 ps
T483 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.861793170 Jun 24 06:35:12 PM PDT 24 Jun 24 06:35:43 PM PDT 24 45949547367 ps
T484 /workspace/coverage/default/38.sysrst_ctrl_stress_all.1789236454 Jun 24 06:34:21 PM PDT 24 Jun 24 06:34:31 PM PDT 24 8784759143 ps
T485 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.3881038138 Jun 24 06:32:58 PM PDT 24 Jun 24 06:33:05 PM PDT 24 2612492467 ps
T486 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.2056556115 Jun 24 06:33:45 PM PDT 24 Jun 24 06:33:50 PM PDT 24 2623835786 ps
T356 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.2424821597 Jun 24 06:35:13 PM PDT 24 Jun 24 06:36:29 PM PDT 24 84705940686 ps
T147 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.3459052764 Jun 24 06:33:44 PM PDT 24 Jun 24 06:38:34 PM PDT 24 184316621958 ps
T487 /workspace/coverage/default/28.sysrst_ctrl_combo_detect.3975098108 Jun 24 06:33:45 PM PDT 24 Jun 24 06:41:07 PM PDT 24 162548828007 ps
T488 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.3218545534 Jun 24 06:32:37 PM PDT 24 Jun 24 06:32:48 PM PDT 24 3481356912 ps
T489 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.2418338205 Jun 24 06:32:57 PM PDT 24 Jun 24 06:33:06 PM PDT 24 2521114656 ps
T490 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.624076921 Jun 24 06:32:35 PM PDT 24 Jun 24 06:32:39 PM PDT 24 2626903637 ps
T360 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.628254301 Jun 24 06:33:29 PM PDT 24 Jun 24 06:38:35 PM PDT 24 126712557815 ps
T357 /workspace/coverage/default/32.sysrst_ctrl_combo_detect_with_pre_cond.2390951896 Jun 24 06:34:03 PM PDT 24 Jun 24 06:35:05 PM PDT 24 84760661738 ps
T491 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.2398154070 Jun 24 06:33:53 PM PDT 24 Jun 24 06:38:17 PM PDT 24 110868290832 ps
T492 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.1035322843 Jun 24 06:34:31 PM PDT 24 Jun 24 06:35:29 PM PDT 24 85229547438 ps
T493 /workspace/coverage/default/35.sysrst_ctrl_combo_detect_with_pre_cond.766823179 Jun 24 06:34:12 PM PDT 24 Jun 24 06:35:35 PM PDT 24 33595343897 ps
T494 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.675992298 Jun 24 06:34:57 PM PDT 24 Jun 24 06:35:05 PM PDT 24 2511290890 ps
T90 /workspace/coverage/default/42.sysrst_ctrl_stress_all_with_rand_reset.1432313114 Jun 24 06:34:38 PM PDT 24 Jun 24 06:35:47 PM PDT 24 30144463897 ps
T169 /workspace/coverage/default/34.sysrst_ctrl_stress_all.895943718 Jun 24 06:34:14 PM PDT 24 Jun 24 06:34:22 PM PDT 24 8294803479 ps
T170 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.442152325 Jun 24 06:32:49 PM PDT 24 Jun 24 06:34:30 PM PDT 24 222787962286 ps
T148 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.3958101975 Jun 24 06:34:23 PM PDT 24 Jun 24 06:34:39 PM PDT 24 5160157469 ps
T171 /workspace/coverage/default/49.sysrst_ctrl_alert_test.1876584164 Jun 24 06:34:57 PM PDT 24 Jun 24 06:35:00 PM PDT 24 2028672609 ps
T109 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.4038112187 Jun 24 06:33:22 PM PDT 24 Jun 24 06:34:59 PM PDT 24 166356798265 ps
T172 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.1645397228 Jun 24 06:33:43 PM PDT 24 Jun 24 06:33:49 PM PDT 24 2514395467 ps
T173 /workspace/coverage/default/41.sysrst_ctrl_flash_wr_prot_out.3133751052 Jun 24 06:34:30 PM PDT 24 Jun 24 06:34:33 PM PDT 24 2660879981 ps
T174 /workspace/coverage/default/2.sysrst_ctrl_stress_all.864958080 Jun 24 06:32:31 PM PDT 24 Jun 24 06:33:34 PM PDT 24 100741150901 ps
T175 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.3321553715 Jun 24 06:32:49 PM PDT 24 Jun 24 06:32:55 PM PDT 24 2202387053 ps
T495 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.2036202449 Jun 24 06:32:47 PM PDT 24 Jun 24 06:32:58 PM PDT 24 3667575206 ps
T496 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.3327929612 Jun 24 06:34:59 PM PDT 24 Jun 24 06:35:02 PM PDT 24 2628620558 ps
T497 /workspace/coverage/default/31.sysrst_ctrl_alert_test.3628830840 Jun 24 06:34:06 PM PDT 24 Jun 24 06:34:13 PM PDT 24 2009475190 ps
T498 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.4066541210 Jun 24 06:34:51 PM PDT 24 Jun 24 06:34:55 PM PDT 24 2469834514 ps
T499 /workspace/coverage/default/22.sysrst_ctrl_auto_blk_key_output.2353183159 Jun 24 06:33:31 PM PDT 24 Jun 24 06:33:41 PM PDT 24 3669998382 ps
T500 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.757889873 Jun 24 06:34:12 PM PDT 24 Jun 24 06:34:15 PM PDT 24 3335817595 ps
T501 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.2308001030 Jun 24 06:32:30 PM PDT 24 Jun 24 06:32:39 PM PDT 24 3716500341 ps
T155 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.4179805671 Jun 24 06:34:47 PM PDT 24 Jun 24 06:34:56 PM PDT 24 3183749634 ps
T502 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.2729438910 Jun 24 06:33:20 PM PDT 24 Jun 24 06:33:39 PM PDT 24 27112168875 ps
T503 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1596823294 Jun 24 06:32:16 PM PDT 24 Jun 24 06:32:20 PM PDT 24 2381180561 ps
T253 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.3303965391 Jun 24 06:32:38 PM PDT 24 Jun 24 06:34:45 PM PDT 24 215417138578 ps
T504 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.237370366 Jun 24 06:33:27 PM PDT 24 Jun 24 06:33:36 PM PDT 24 2512088583 ps
T505 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.1466814514 Jun 24 06:32:51 PM PDT 24 Jun 24 06:32:56 PM PDT 24 2470257375 ps
T248 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.603930205 Jun 24 06:32:40 PM PDT 24 Jun 24 06:37:48 PM PDT 24 129854738844 ps
T506 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.1818533058 Jun 24 06:33:10 PM PDT 24 Jun 24 06:33:15 PM PDT 24 2190189091 ps
T507 /workspace/coverage/default/9.sysrst_ctrl_alert_test.1283852998 Jun 24 06:32:52 PM PDT 24 Jun 24 06:32:57 PM PDT 24 2035048996 ps
T508 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.805628262 Jun 24 06:34:34 PM PDT 24 Jun 24 06:34:40 PM PDT 24 3139503851 ps
T509 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.1952142508 Jun 24 06:34:52 PM PDT 24 Jun 24 06:34:55 PM PDT 24 2267316043 ps
T510 /workspace/coverage/default/3.sysrst_ctrl_flash_wr_prot_out.2806756003 Jun 24 06:32:29 PM PDT 24 Jun 24 06:32:37 PM PDT 24 2614325108 ps
T511 /workspace/coverage/default/10.sysrst_ctrl_smoke.3723088860 Jun 24 06:32:51 PM PDT 24 Jun 24 06:32:57 PM PDT 24 2117068961 ps
T512 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.1393101920 Jun 24 06:32:40 PM PDT 24 Jun 24 06:32:44 PM PDT 24 2627048856 ps
T513 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.2369492250 Jun 24 06:33:30 PM PDT 24 Jun 24 06:33:35 PM PDT 24 2092967434 ps
T514 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.406448837 Jun 24 06:34:40 PM PDT 24 Jun 24 06:34:49 PM PDT 24 2511298260 ps
T515 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.2176266890 Jun 24 06:34:02 PM PDT 24 Jun 24 06:34:11 PM PDT 24 2449995607 ps
T516 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.2397227272 Jun 24 06:33:55 PM PDT 24 Jun 24 06:34:03 PM PDT 24 2045655977 ps
T517 /workspace/coverage/default/20.sysrst_ctrl_smoke.1234800639 Jun 24 06:33:19 PM PDT 24 Jun 24 06:33:26 PM PDT 24 2108060825 ps
T518 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.1055471601 Jun 24 06:32:31 PM PDT 24 Jun 24 06:32:39 PM PDT 24 2512815646 ps
T149 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.2693302839 Jun 24 06:34:20 PM PDT 24 Jun 24 06:34:28 PM PDT 24 3103202898 ps
T305 /workspace/coverage/default/43.sysrst_ctrl_stress_all_with_rand_reset.3837659254 Jun 24 06:34:48 PM PDT 24 Jun 24 06:35:02 PM PDT 24 9897485110 ps
T519 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.3636899954 Jun 24 06:33:35 PM PDT 24 Jun 24 06:33:44 PM PDT 24 2613324155 ps
T520 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.514628553 Jun 24 06:32:37 PM PDT 24 Jun 24 06:32:40 PM PDT 24 4599962840 ps
T110 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.3196323821 Jun 24 06:34:21 PM PDT 24 Jun 24 06:34:41 PM PDT 24 25082412684 ps
T355 /workspace/coverage/default/29.sysrst_ctrl_combo_detect_with_pre_cond.3563973870 Jun 24 06:33:54 PM PDT 24 Jun 24 06:34:29 PM PDT 24 132151116337 ps
T521 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.3508605528 Jun 24 06:33:09 PM PDT 24 Jun 24 06:34:00 PM PDT 24 38377376096 ps
T522 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.1201386517 Jun 24 06:33:30 PM PDT 24 Jun 24 06:33:39 PM PDT 24 2611973724 ps
T523 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.2560272390 Jun 24 06:33:22 PM PDT 24 Jun 24 06:33:38 PM PDT 24 22352713480 ps
T524 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.1414456697 Jun 24 06:34:00 PM PDT 24 Jun 24 06:34:04 PM PDT 24 3006613358 ps
T525 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.2163504725 Jun 24 06:34:48 PM PDT 24 Jun 24 06:34:57 PM PDT 24 2611168677 ps
T526 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.2670307392 Jun 24 06:33:22 PM PDT 24 Jun 24 06:33:30 PM PDT 24 2609385693 ps
T56 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.1938547467 Jun 24 06:32:29 PM PDT 24 Jun 24 06:33:19 PM PDT 24 39366457540 ps
T527 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.1574574772 Jun 24 06:34:42 PM PDT 24 Jun 24 06:34:45 PM PDT 24 3092543793 ps
T348 /workspace/coverage/default/47.sysrst_ctrl_combo_detect.4217059810 Jun 24 06:34:46 PM PDT 24 Jun 24 06:35:44 PM PDT 24 102340867159 ps
T528 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.4210854660 Jun 24 06:33:19 PM PDT 24 Jun 24 06:33:24 PM PDT 24 2533915423 ps
T529 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.1259978755 Jun 24 06:32:51 PM PDT 24 Jun 24 06:32:56 PM PDT 24 4106328259 ps
T530 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.3534712647 Jun 24 06:34:01 PM PDT 24 Jun 24 06:34:05 PM PDT 24 2631477718 ps
T531 /workspace/coverage/default/26.sysrst_ctrl_pin_override_test.4046191593 Jun 24 06:33:37 PM PDT 24 Jun 24 06:33:44 PM PDT 24 2512907031 ps
T532 /workspace/coverage/default/42.sysrst_ctrl_alert_test.4031120294 Jun 24 06:34:45 PM PDT 24 Jun 24 06:34:51 PM PDT 24 2014889967 ps
T533 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.2294845768 Jun 24 06:33:37 PM PDT 24 Jun 24 06:33:46 PM PDT 24 2929652565 ps
T534 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.3552300144 Jun 24 06:32:31 PM PDT 24 Jun 24 06:32:33 PM PDT 24 3775371613 ps
T535 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.3543450932 Jun 24 06:34:03 PM PDT 24 Jun 24 06:34:08 PM PDT 24 2618221689 ps
T536 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.1267160086 Jun 24 06:32:40 PM PDT 24 Jun 24 06:32:45 PM PDT 24 2620497126 ps
T537 /workspace/coverage/default/38.sysrst_ctrl_combo_detect.373524928 Jun 24 06:34:20 PM PDT 24 Jun 24 06:41:11 PM PDT 24 167951405748 ps
T538 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.1101165939 Jun 24 06:34:29 PM PDT 24 Jun 24 06:34:42 PM PDT 24 3935393615 ps
T539 /workspace/coverage/default/30.sysrst_ctrl_alert_test.2636135795 Jun 24 06:33:55 PM PDT 24 Jun 24 06:34:01 PM PDT 24 2018550986 ps
T540 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.1592255015 Jun 24 06:32:36 PM PDT 24 Jun 24 06:32:38 PM PDT 24 2247690864 ps
T541 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.1748833277 Jun 24 06:34:19 PM PDT 24 Jun 24 06:34:29 PM PDT 24 2612142450 ps
T370 /workspace/coverage/default/26.sysrst_ctrl_stress_all.3595937913 Jun 24 06:33:45 PM PDT 24 Jun 24 06:34:12 PM PDT 24 9621125628 ps
T542 /workspace/coverage/default/33.sysrst_ctrl_ec_pwr_on_rst.1117610286 Jun 24 06:34:03 PM PDT 24 Jun 24 06:34:07 PM PDT 24 2534750241 ps
T543 /workspace/coverage/default/18.sysrst_ctrl_flash_wr_prot_out.2163620211 Jun 24 06:33:22 PM PDT 24 Jun 24 06:33:30 PM PDT 24 2608213531 ps
T544 /workspace/coverage/default/49.sysrst_ctrl_ec_pwr_on_rst.835425655 Jun 24 06:34:59 PM PDT 24 Jun 24 06:35:09 PM PDT 24 3235428818 ps
T545 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.1518573821 Jun 24 06:34:29 PM PDT 24 Jun 24 06:39:14 PM PDT 24 108710993046 ps
T198 /workspace/coverage/default/6.sysrst_ctrl_stress_all.3242375629 Jun 24 06:32:41 PM PDT 24 Jun 24 06:33:22 PM PDT 24 15421951810 ps
T546 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.1872265999 Jun 24 06:32:32 PM PDT 24 Jun 24 06:32:34 PM PDT 24 2254766080 ps
T547 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.1375278288 Jun 24 06:33:20 PM PDT 24 Jun 24 06:33:23 PM PDT 24 2130004835 ps
T548 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.1635025981 Jun 24 06:35:20 PM PDT 24 Jun 24 06:35:30 PM PDT 24 2477111924 ps
T549 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.1242484020 Jun 24 06:32:17 PM PDT 24 Jun 24 06:32:22 PM PDT 24 2814467016 ps
T550 /workspace/coverage/default/79.sysrst_ctrl_combo_detect_with_pre_cond.4176411665 Jun 24 06:35:16 PM PDT 24 Jun 24 06:36:28 PM PDT 24 26335054281 ps
T551 /workspace/coverage/default/16.sysrst_ctrl_alert_test.804217508 Jun 24 06:33:09 PM PDT 24 Jun 24 06:33:14 PM PDT 24 2024535530 ps
T552 /workspace/coverage/default/30.sysrst_ctrl_ec_pwr_on_rst.1958534474 Jun 24 06:33:55 PM PDT 24 Jun 24 06:34:06 PM PDT 24 3657262611 ps
T553 /workspace/coverage/default/44.sysrst_ctrl_stress_all.2843069928 Jun 24 06:34:48 PM PDT 24 Jun 24 06:34:58 PM PDT 24 6148687959 ps
T371 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.3350730301 Jun 24 06:32:34 PM PDT 24 Jun 24 06:33:23 PM PDT 24 66261162860 ps
T554 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.759801167 Jun 24 06:33:56 PM PDT 24 Jun 24 06:34:05 PM PDT 24 2485259844 ps
T555 /workspace/coverage/default/2.sysrst_ctrl_alert_test.1173925186 Jun 24 06:32:33 PM PDT 24 Jun 24 06:32:39 PM PDT 24 2011799182 ps
T556 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.1773927373 Jun 24 06:34:42 PM PDT 24 Jun 24 06:34:46 PM PDT 24 2620230549 ps
T362 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.153780765 Jun 24 06:34:38 PM PDT 24 Jun 24 06:41:09 PM PDT 24 150270315454 ps
T557 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.3522564576 Jun 24 06:33:46 PM PDT 24 Jun 24 06:33:51 PM PDT 24 2519881266 ps
T359 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.4078408505 Jun 24 06:33:31 PM PDT 24 Jun 24 06:35:27 PM PDT 24 108369543621 ps
T558 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.3134405220 Jun 24 06:33:56 PM PDT 24 Jun 24 06:34:03 PM PDT 24 2467506624 ps
T559 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.4195890171 Jun 24 06:32:19 PM PDT 24 Jun 24 06:32:28 PM PDT 24 2509359065 ps
T560 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.2813441165 Jun 24 06:33:30 PM PDT 24 Jun 24 06:33:33 PM PDT 24 2853681427 ps
T561 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.1816618482 Jun 24 06:32:35 PM PDT 24 Jun 24 06:32:43 PM PDT 24 2467719479 ps
T562 /workspace/coverage/default/14.sysrst_ctrl_pin_override_test.1390876377 Jun 24 06:33:06 PM PDT 24 Jun 24 06:33:11 PM PDT 24 2517690676 ps
T563 /workspace/coverage/default/48.sysrst_ctrl_stress_all.2112249516 Jun 24 06:34:56 PM PDT 24 Jun 24 06:35:17 PM PDT 24 7631086055 ps
T564 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.770429977 Jun 24 06:32:30 PM PDT 24 Jun 24 06:32:38 PM PDT 24 6894717435 ps
T565 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.1369277850 Jun 24 06:32:40 PM PDT 24 Jun 24 06:32:43 PM PDT 24 2639234826 ps
T566 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.3607763949 Jun 24 06:34:38 PM PDT 24 Jun 24 06:34:46 PM PDT 24 2464570125 ps
T567 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.332846622 Jun 24 06:33:00 PM PDT 24 Jun 24 06:34:53 PM PDT 24 91560730908 ps
T568 /workspace/coverage/default/19.sysrst_ctrl_stress_all.105179802 Jun 24 06:33:22 PM PDT 24 Jun 24 06:33:29 PM PDT 24 6484599203 ps
T569 /workspace/coverage/default/17.sysrst_ctrl_ultra_low_pwr.3332397522 Jun 24 06:33:19 PM PDT 24 Jun 24 06:33:23 PM PDT 24 2463925068 ps
T570 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.1582667712 Jun 24 06:33:53 PM PDT 24 Jun 24 06:33:56 PM PDT 24 2105836894 ps
T254 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.1421186362 Jun 24 06:33:29 PM PDT 24 Jun 24 06:34:41 PM PDT 24 134886784960 ps
T571 /workspace/coverage/default/49.sysrst_ctrl_combo_detect_with_pre_cond.3862142168 Jun 24 06:34:56 PM PDT 24 Jun 24 06:35:40 PM PDT 24 131332737516 ps
T572 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.3021675775 Jun 24 06:33:55 PM PDT 24 Jun 24 06:37:38 PM PDT 24 115086600805 ps
T573 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.1118881712 Jun 24 06:32:35 PM PDT 24 Jun 24 06:32:42 PM PDT 24 2084028256 ps
T574 /workspace/coverage/default/9.sysrst_ctrl_ultra_low_pwr.792764100 Jun 24 06:32:50 PM PDT 24 Jun 24 06:33:01 PM PDT 24 8918506870 ps
T575 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.3181825126 Jun 24 06:32:17 PM PDT 24 Jun 24 06:34:02 PM PDT 24 86008226972 ps
T576 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.3737461368 Jun 24 06:35:13 PM PDT 24 Jun 24 06:35:33 PM PDT 24 73166198360 ps
T189 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.3775963191 Jun 24 06:33:12 PM PDT 24 Jun 24 06:33:16 PM PDT 24 3090892641 ps
T322 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.2126243308 Jun 24 06:32:33 PM PDT 24 Jun 24 06:34:05 PM PDT 24 73525844582 ps
T577 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.2358631247 Jun 24 06:34:47 PM PDT 24 Jun 24 06:36:01 PM PDT 24 32809115443 ps
T578 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.3003017222 Jun 24 06:34:56 PM PDT 24 Jun 24 06:37:39 PM PDT 24 65110137374 ps
T579 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.1182554919 Jun 24 06:34:59 PM PDT 24 Jun 24 06:35:52 PM PDT 24 355960635178 ps
T580 /workspace/coverage/default/37.sysrst_ctrl_alert_test.2557365356 Jun 24 06:34:20 PM PDT 24 Jun 24 06:34:26 PM PDT 24 2070235119 ps
T581 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.3517323339 Jun 24 06:35:19 PM PDT 24 Jun 24 06:36:43 PM PDT 24 132666625706 ps
T150 /workspace/coverage/default/48.sysrst_ctrl_edge_detect.368159594 Jun 24 06:34:59 PM PDT 24 Jun 24 06:35:04 PM PDT 24 4621744529 ps
T582 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.518777939 Jun 24 06:32:53 PM PDT 24 Jun 24 06:33:04 PM PDT 24 2473552279 ps
T583 /workspace/coverage/default/10.sysrst_ctrl_alert_test.47254279 Jun 24 06:32:51 PM PDT 24 Jun 24 06:32:58 PM PDT 24 2009742683 ps
T57 /workspace/coverage/default/0.sysrst_ctrl_feature_disable.4120236892 Jun 24 06:32:16 PM PDT 24 Jun 24 06:33:10 PM PDT 24 42383026626 ps
T320 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.2467049398 Jun 24 06:34:01 PM PDT 24 Jun 24 06:34:05 PM PDT 24 4579060171 ps
T321 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.1780043526 Jun 24 06:33:31 PM PDT 24 Jun 24 06:33:35 PM PDT 24 24428119148 ps
T584 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.2077804804 Jun 24 06:34:47 PM PDT 24 Jun 24 06:34:52 PM PDT 24 2184781946 ps
T127 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.3482600968 Jun 24 06:32:52 PM PDT 24 Jun 24 06:33:02 PM PDT 24 5671968385 ps
T363 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.3957240066 Jun 24 06:32:44 PM PDT 24 Jun 24 06:33:52 PM PDT 24 95292333663 ps
T295 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.3690115432 Jun 24 06:32:17 PM PDT 24 Jun 24 06:33:11 PM PDT 24 22018075790 ps
T145 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.809791662 Jun 24 06:33:09 PM PDT 24 Jun 24 06:33:22 PM PDT 24 4379382027 ps
T585 /workspace/coverage/default/7.sysrst_ctrl_combo_detect_with_pre_cond.1607966496 Jun 24 06:32:42 PM PDT 24 Jun 24 06:33:14 PM PDT 24 25590228968 ps
T586 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.1841157431 Jun 24 06:34:48 PM PDT 24 Jun 24 06:34:57 PM PDT 24 2511684706 ps
T587 /workspace/coverage/default/43.sysrst_ctrl_smoke.1382600938 Jun 24 06:34:39 PM PDT 24 Jun 24 06:34:42 PM PDT 24 2138931852 ps
T345 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.1892299438 Jun 24 06:34:39 PM PDT 24 Jun 24 06:36:25 PM PDT 24 154998375694 ps
T588 /workspace/coverage/default/13.sysrst_ctrl_in_out_inverted.1377588041 Jun 24 06:32:57 PM PDT 24 Jun 24 06:33:01 PM PDT 24 2482614018 ps
T589 /workspace/coverage/default/4.sysrst_ctrl_smoke.3962676708 Jun 24 06:32:39 PM PDT 24 Jun 24 06:32:43 PM PDT 24 2132752367 ps
T590 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.3264187917 Jun 24 06:34:50 PM PDT 24 Jun 24 06:34:53 PM PDT 24 2194999416 ps
T151 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.700942255 Jun 24 06:34:49 PM PDT 24 Jun 24 06:36:15 PM PDT 24 34697894994 ps
T212 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.148881276 Jun 24 06:35:16 PM PDT 24 Jun 24 06:35:37 PM PDT 24 24849203022 ps
T213 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.526866386 Jun 24 06:33:09 PM PDT 24 Jun 24 06:33:12 PM PDT 24 3139425067 ps
T214 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.649067960 Jun 24 06:33:18 PM PDT 24 Jun 24 06:36:07 PM PDT 24 63458875889 ps
T215 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.911447772 Jun 24 06:34:33 PM PDT 24 Jun 24 06:34:40 PM PDT 24 3930835611 ps
T216 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.386518599 Jun 24 06:33:11 PM PDT 24 Jun 24 06:33:19 PM PDT 24 2511331594 ps
T217 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.2862371087 Jun 24 06:34:38 PM PDT 24 Jun 24 06:37:42 PM PDT 24 69063357778 ps
T218 /workspace/coverage/default/9.sysrst_ctrl_stress_all.1465061275 Jun 24 06:32:51 PM PDT 24 Jun 24 06:37:40 PM PDT 24 107882552965 ps
T219 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.4284328634 Jun 24 06:32:32 PM PDT 24 Jun 24 06:32:40 PM PDT 24 2455258261 ps
T138 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.3317056674 Jun 24 06:33:28 PM PDT 24 Jun 24 06:33:31 PM PDT 24 8457519948 ps
T591 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.3433694297 Jun 24 06:32:34 PM PDT 24 Jun 24 06:32:42 PM PDT 24 5253671103 ps
T592 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.276125676 Jun 24 06:35:13 PM PDT 24 Jun 24 06:36:58 PM PDT 24 104145594399 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%