Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1028010
Category 01028010

Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1028010
Severity 01028010

Summary for Assertions
NUMBERPERCENT
Total Number1028100.00
Uncovered40.39
Success102499.61
Failure00.00
Incomplete10.10
Without Attempts00.00

Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered00.00
All Matches10100.00
First Matches10100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 0092292200
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 0092292200
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 0092292200
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 0092292200
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 0092292200
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 0092292200
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 0092292200
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 0092292200
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 0092292200
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001131775666312582200
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 001131775087586500
tb.dut.tlul_assert_device.gen_device.contigMask_M 0011317756661343045600
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 00113177566618778500
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 001131775087594600
tb.dut.tlul_assert_device.gen_device.legalAParam_M 0011317756661602788000
tb.dut.tlul_assert_device.gen_device.legalDParam_A 00113177566655854000
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 0011317756661602788000
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 00113177566655854000
tb.dut.tlul_assert_device.gen_device.respOpcode_A 00113177566655854000
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 00113177566655854000
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 001131775087367800
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 001131775087365600
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 0092292200
tb.dut.u_reg.en2addrHit 00113177508726885300
tb.dut.u_reg.reAfterRv 00113177508726885300
tb.dut.u_reg.rePulse 00113177508714091900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.BusySrcReqChk_A 001131775087126491300
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcAckBusyChk_A 001131775087135900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087135900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508135900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508126500
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087136500
tb.dut.u_reg.u_auto_block_out_ctl_cdc.BusySrcReqChk_A 001131775087110719400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcAckBusyChk_A 001131775087116600
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087116600
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508116600
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508107400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087117600
tb.dut.u_reg.u_chk.PayLoadWidthCheck 0092292200
tb.dut.u_reg.u_com_det_ctl_0_cdc.BusySrcReqChk_A 001131775087167701300
tb.dut.u_reg.u_com_det_ctl_0_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcAckBusyChk_A 001131775087183700
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087183700
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508183700
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508174600
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087184300
tb.dut.u_reg.u_com_det_ctl_1_cdc.BusySrcReqChk_A 001131775087157305600
tb.dut.u_reg.u_com_det_ctl_1_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcAckBusyChk_A 001131775087173700
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087173700
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508173700
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508164800
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087174800
tb.dut.u_reg.u_com_det_ctl_2_cdc.BusySrcReqChk_A 001131775087159259000
tb.dut.u_reg.u_com_det_ctl_2_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcAckBusyChk_A 001131775087176000
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087176000
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508176100
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508166500
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087176900
tb.dut.u_reg.u_com_det_ctl_3_cdc.BusySrcReqChk_A 001131775087160260100
tb.dut.u_reg.u_com_det_ctl_3_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcAckBusyChk_A 001131775087177500
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087177500
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508177500
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508168600
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087178400
tb.dut.u_reg.u_com_out_ctl_0_cdc.BusySrcReqChk_A 001131775087165229600
tb.dut.u_reg.u_com_out_ctl_0_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcAckBusyChk_A 001131775087181800
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087181800
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508181800
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508172800
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087182800
tb.dut.u_reg.u_com_out_ctl_1_cdc.BusySrcReqChk_A 001131775087158870200
tb.dut.u_reg.u_com_out_ctl_1_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcAckBusyChk_A 001131775087177000
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087177000
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508177000
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508167700
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087177600
tb.dut.u_reg.u_com_out_ctl_2_cdc.BusySrcReqChk_A 001131775087157318100
tb.dut.u_reg.u_com_out_ctl_2_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcAckBusyChk_A 001131775087175400
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087175400
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508175500
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508166400
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087176400
tb.dut.u_reg.u_com_out_ctl_3_cdc.BusySrcReqChk_A 001131775087156584500
tb.dut.u_reg.u_com_out_ctl_3_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcAckBusyChk_A 001131775087175300
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087175300
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508175300
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508165800
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087176400
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.BusySrcReqChk_A 001131775087118254800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcAckBusyChk_A 001131775087122200
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087122200
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508122200
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508113300
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087123400
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.BusySrcReqChk_A 001131775087113719800
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcAckBusyChk_A 001131775087121500
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087121500
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508121500
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508113100
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087122600
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.BusySrcReqChk_A 001131775087114828900
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcAckBusyChk_A 001131775087122300
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087122300
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508122400
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508113200
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087123200
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.BusySrcReqChk_A 001131775087117119300
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcAckBusyChk_A 001131775087124000
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087124000
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508124000
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508114800
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087124900
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.BusySrcReqChk_A 001131775087713062700
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcAckBusyChk_A 001131775087766800
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087766800
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508766800
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508757500
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087767600
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.BusySrcReqChk_A 001131775087685355700
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcAckBusyChk_A 001131775087749800
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087749800
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508749800
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508740300
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087750600
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.BusySrcReqChk_A 001131775087691084000
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcAckBusyChk_A 001131775087751700
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087751700
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508751700
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508742000
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087752600
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.BusySrcReqChk_A 001131775087688993000
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcAckBusyChk_A 001131775087753600
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087753600
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508753600
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508744500
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087754600
tb.dut.u_reg.u_com_sel_ctl_0_cdc.BusySrcReqChk_A 001131775087767577300
tb.dut.u_reg.u_com_sel_ctl_0_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcAckBusyChk_A 001131775087828900
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087828900
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508828900
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508819300
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087829500
tb.dut.u_reg.u_com_sel_ctl_1_cdc.BusySrcReqChk_A 001131775087734325600
tb.dut.u_reg.u_com_sel_ctl_1_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcAckBusyChk_A 001131775087802800
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087802800
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508802800
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508793100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087803900
tb.dut.u_reg.u_com_sel_ctl_2_cdc.BusySrcReqChk_A 001131775087739527900
tb.dut.u_reg.u_com_sel_ctl_2_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcAckBusyChk_A 001131775087805500
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087805500
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508805500
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508795600
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087806400
tb.dut.u_reg.u_com_sel_ctl_3_cdc.BusySrcReqChk_A 001131775087734583200
tb.dut.u_reg.u_com_sel_ctl_3_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcAckBusyChk_A 001131775087804500
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087804500
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508804500
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508795300
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087805600
tb.dut.u_reg.u_ec_rst_ctl_cdc.BusySrcReqChk_A 001131775087170464600
tb.dut.u_reg.u_ec_rst_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcAckBusyChk_A 001131775087190800
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087190800
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508190900
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508181400
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087191700
tb.dut.u_reg.u_key_intr_ctl_cdc.BusySrcReqChk_A 001131775087100525000
tb.dut.u_reg.u_key_intr_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcAckBusyChk_A 001131775087103400
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087103400
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508103400
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00818550893900
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087104200
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.BusySrcReqChk_A 001131775087170500300
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcAckBusyChk_A 001131775087188300
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087188300
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508188300
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508179200
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087189200
tb.dut.u_reg.u_key_invert_ctl_cdc.BusySrcReqChk_A 001131775087279133800
tb.dut.u_reg.u_key_invert_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcAckBusyChk_A 001131775087314100
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087314100
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508314100
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508304400
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087315000
tb.dut.u_reg.u_pin_allowed_ctl_cdc.BusySrcReqChk_A 001131775087514592600
tb.dut.u_reg.u_pin_allowed_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcAckBusyChk_A 001131775087630100
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087630100
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508630100
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508620600
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087631400
tb.dut.u_reg.u_pin_out_ctl_cdc.BusySrcReqChk_A 001131775087618014000
tb.dut.u_reg.u_pin_out_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcAckBusyChk_A 001131775087741600
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087741600
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508741600
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508732400
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087742800
tb.dut.u_reg.u_pin_out_value_cdc.BusySrcReqChk_A 001131775087513258100
tb.dut.u_reg.u_pin_out_value_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_pin_out_value_cdc.SrcAckBusyChk_A 001131775087622400
tb.dut.u_reg.u_pin_out_value_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087622400
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508622400
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508612900
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087623500
tb.dut.u_reg.u_reg_if.AllowedLatency_A 0092292200
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 0092292200
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 0092292200
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 0092292200
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 0092292200
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 0092292200
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 0092292200
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.BusySrcReqChk_A 00113177508794502000
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcAckBusyChk_A 00113177508797000
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00113177508797000
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00818550897000
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00818550888200
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00113177508797900
tb.dut.u_reg.u_ulp_ctl_cdc.BusySrcReqChk_A 00113177508794688300
tb.dut.u_reg.u_ulp_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_ulp_ctl_cdc.SrcAckBusyChk_A 00113177508798700
tb.dut.u_reg.u_ulp_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00113177508798700
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00818550898700
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00818550889500
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00113177508799600
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.BusySrcReqChk_A 00113177508792560800
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcAckBusyChk_A 00113177508795800
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00113177508795800
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00818550895800
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00818550887000
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00113177508796700
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.BusySrcReqChk_A 00113177508795714200
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcAckBusyChk_A 001131775087100300
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001131775087100300
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008185508100300
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00818550891000
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087101100
tb.dut.u_reg.u_wkup_status_cdc.BusySrcReqChk_A 001131775087110391300
tb.dut.u_reg.u_wkup_status_cdc.DstReqKnown_A 008185508734414200
tb.dut.u_reg.u_wkup_status_cdc.SrcAckBusyChk_A 001131775087117900
tb.dut.u_reg.u_wkup_status_cdc.SrcBusyKnown_A 001131775087113019318600
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 0081855087700922
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00818550877000
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001131775087194900
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 008185508103400
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.DstPulseCheck_A 008185508109000
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.SrcPulseCheck_M 001131775087119000
tb.dut.u_reg.wePulse 00113177508712793400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntClr_A 00793990529800
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntIncr_A 00793990517334600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntNoWrap_A 007939905728244900
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectStDropOut_A 007939905600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedOut_A 00793990581200
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedPulseOut_A 00793990512800
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledIdleSt_A 007939905710235900
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledNoDetection_A 007939905710464700
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDebounceSt_A 00793990517000
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDetectSt_A 00793990513400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterStableSt_A 00793990512800
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%