Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.90 99.27 96.78 100.00 96.79 98.71 99.52 94.20


Total test records in report: 914
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T597 /workspace/coverage/default/23.sysrst_ctrl_pin_override_test.878969282 Jul 01 10:48:20 AM PDT 24 Jul 01 10:48:29 AM PDT 24 2513564165 ps
T598 /workspace/coverage/default/32.sysrst_ctrl_pin_override_test.1752283945 Jul 01 10:48:46 AM PDT 24 Jul 01 10:48:49 AM PDT 24 2532208623 ps
T599 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.3149527449 Jul 01 10:47:58 AM PDT 24 Jul 01 10:48:03 AM PDT 24 4925261303 ps
T105 /workspace/coverage/default/31.sysrst_ctrl_stress_all.3197395418 Jul 01 10:48:41 AM PDT 24 Jul 01 10:48:51 AM PDT 24 15589111691 ps
T600 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.225869248 Jul 01 10:48:59 AM PDT 24 Jul 01 10:49:03 AM PDT 24 2470948723 ps
T601 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.2378042858 Jul 01 10:49:17 AM PDT 24 Jul 01 10:49:22 AM PDT 24 2528139124 ps
T602 /workspace/coverage/default/48.sysrst_ctrl_alert_test.578395917 Jul 01 10:49:35 AM PDT 24 Jul 01 10:49:37 AM PDT 24 2038691967 ps
T603 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.3655726351 Jul 01 10:48:24 AM PDT 24 Jul 01 10:48:28 AM PDT 24 2534633456 ps
T604 /workspace/coverage/default/6.sysrst_ctrl_alert_test.694515278 Jul 01 10:48:15 AM PDT 24 Jul 01 10:48:21 AM PDT 24 2015495686 ps
T605 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.3158083989 Jul 01 10:49:16 AM PDT 24 Jul 01 10:49:25 AM PDT 24 2626474698 ps
T378 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.1024108135 Jul 01 10:49:28 AM PDT 24 Jul 01 10:50:00 AM PDT 24 45925196306 ps
T606 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.1673001995 Jul 01 10:48:37 AM PDT 24 Jul 01 10:48:40 AM PDT 24 2148112414 ps
T607 /workspace/coverage/default/31.sysrst_ctrl_smoke.450172495 Jul 01 10:49:04 AM PDT 24 Jul 01 10:49:11 AM PDT 24 2111774867 ps
T231 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.3076435719 Jul 01 10:49:55 AM PDT 24 Jul 01 10:51:47 AM PDT 24 180831842379 ps
T608 /workspace/coverage/default/44.sysrst_ctrl_ultra_low_pwr.1289333747 Jul 01 10:49:08 AM PDT 24 Jul 01 10:49:14 AM PDT 24 11228191442 ps
T609 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.910346955 Jul 01 10:47:35 AM PDT 24 Jul 01 10:47:44 AM PDT 24 2468308898 ps
T106 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.725687051 Jul 01 10:48:32 AM PDT 24 Jul 01 10:49:50 AM PDT 24 188007202005 ps
T610 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.3727764566 Jul 01 10:49:23 AM PDT 24 Jul 01 10:49:25 AM PDT 24 2252605273 ps
T611 /workspace/coverage/default/39.sysrst_ctrl_ec_pwr_on_rst.1165905372 Jul 01 10:49:14 AM PDT 24 Jul 01 10:49:18 AM PDT 24 3361412242 ps
T612 /workspace/coverage/default/42.sysrst_ctrl_smoke.439882930 Jul 01 10:49:04 AM PDT 24 Jul 01 10:49:11 AM PDT 24 2110920087 ps
T347 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.4065074268 Jul 01 10:49:15 AM PDT 24 Jul 01 10:52:05 AM PDT 24 66503432741 ps
T613 /workspace/coverage/default/38.sysrst_ctrl_in_out_inverted.2514015286 Jul 01 10:49:13 AM PDT 24 Jul 01 10:49:22 AM PDT 24 2464804798 ps
T614 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.1785817024 Jul 01 10:48:44 AM PDT 24 Jul 01 10:48:48 AM PDT 24 2615501553 ps
T615 /workspace/coverage/default/40.sysrst_ctrl_combo_detect_with_pre_cond.1034658540 Jul 01 10:49:17 AM PDT 24 Jul 01 10:50:01 AM PDT 24 64864944141 ps
T132 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.3791800449 Jul 01 10:47:41 AM PDT 24 Jul 01 10:47:47 AM PDT 24 6739429920 ps
T616 /workspace/coverage/default/28.sysrst_ctrl_smoke.2175835005 Jul 01 10:48:35 AM PDT 24 Jul 01 10:48:37 AM PDT 24 2144695932 ps
T375 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.2446312734 Jul 01 10:48:38 AM PDT 24 Jul 01 10:51:53 AM PDT 24 157412461853 ps
T617 /workspace/coverage/default/25.sysrst_ctrl_pin_access_test.2771236046 Jul 01 10:48:23 AM PDT 24 Jul 01 10:48:27 AM PDT 24 2112807751 ps
T618 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.2984233699 Jul 01 10:49:23 AM PDT 24 Jul 01 10:49:27 AM PDT 24 3916418139 ps
T619 /workspace/coverage/default/21.sysrst_ctrl_alert_test.1674815292 Jul 01 10:48:50 AM PDT 24 Jul 01 10:48:53 AM PDT 24 2035588234 ps
T620 /workspace/coverage/default/14.sysrst_ctrl_combo_detect.1526649601 Jul 01 10:48:24 AM PDT 24 Jul 01 10:50:20 AM PDT 24 87687069521 ps
T621 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.2089234972 Jul 01 10:49:21 AM PDT 24 Jul 01 10:49:30 AM PDT 24 2452259314 ps
T622 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.2340994171 Jul 01 10:48:44 AM PDT 24 Jul 01 10:48:47 AM PDT 24 8572852610 ps
T623 /workspace/coverage/default/15.sysrst_ctrl_smoke.3330822441 Jul 01 10:48:14 AM PDT 24 Jul 01 10:48:21 AM PDT 24 2110672420 ps
T624 /workspace/coverage/default/34.sysrst_ctrl_smoke.3512252843 Jul 01 10:49:11 AM PDT 24 Jul 01 10:49:18 AM PDT 24 2113923673 ps
T625 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.1643761360 Jul 01 10:48:38 AM PDT 24 Jul 01 10:48:49 AM PDT 24 3868658404 ps
T266 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.1696079181 Jul 01 10:49:15 AM PDT 24 Jul 01 10:49:47 AM PDT 24 43322027087 ps
T626 /workspace/coverage/default/25.sysrst_ctrl_alert_test.3576243478 Jul 01 10:49:09 AM PDT 24 Jul 01 10:49:12 AM PDT 24 2039871359 ps
T627 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.2917511598 Jul 01 10:49:16 AM PDT 24 Jul 01 10:49:23 AM PDT 24 2621568529 ps
T628 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.2203600160 Jul 01 10:49:03 AM PDT 24 Jul 01 10:49:08 AM PDT 24 2614193450 ps
T256 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.2395035578 Jul 01 10:49:38 AM PDT 24 Jul 01 10:54:28 AM PDT 24 114790072672 ps
T629 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.4237810088 Jul 01 10:48:58 AM PDT 24 Jul 01 10:49:03 AM PDT 24 2471829865 ps
T157 /workspace/coverage/default/6.sysrst_ctrl_stress_all_with_rand_reset.1224659334 Jul 01 10:47:56 AM PDT 24 Jul 01 10:49:45 AM PDT 24 544630408087 ps
T630 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.536105947 Jul 01 10:49:13 AM PDT 24 Jul 01 10:49:49 AM PDT 24 207257063345 ps
T631 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.3640859452 Jul 01 10:49:14 AM PDT 24 Jul 01 10:49:20 AM PDT 24 8146634784 ps
T632 /workspace/coverage/default/14.sysrst_ctrl_pin_access_test.3786385917 Jul 01 10:48:20 AM PDT 24 Jul 01 10:48:24 AM PDT 24 2197516388 ps
T633 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.1847769329 Jul 01 10:48:51 AM PDT 24 Jul 01 10:48:56 AM PDT 24 2621266370 ps
T634 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.3471333499 Jul 01 10:48:43 AM PDT 24 Jul 01 10:48:50 AM PDT 24 2404773148 ps
T635 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.2167216418 Jul 01 10:48:58 AM PDT 24 Jul 01 10:49:01 AM PDT 24 3008754749 ps
T636 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.681795040 Jul 01 10:49:13 AM PDT 24 Jul 01 10:49:17 AM PDT 24 2628828706 ps
T637 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.1248957266 Jul 01 10:48:21 AM PDT 24 Jul 01 10:48:25 AM PDT 24 2203731487 ps
T638 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.3186445941 Jul 01 10:48:57 AM PDT 24 Jul 01 10:50:07 AM PDT 24 54019851800 ps
T639 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.3500608386 Jul 01 10:49:08 AM PDT 24 Jul 01 10:49:12 AM PDT 24 4983617915 ps
T640 /workspace/coverage/default/41.sysrst_ctrl_flash_wr_prot_out.1742868033 Jul 01 10:48:57 AM PDT 24 Jul 01 10:49:06 AM PDT 24 2608586952 ps
T267 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.4101822025 Jul 01 10:48:45 AM PDT 24 Jul 01 10:51:54 AM PDT 24 116539932592 ps
T641 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.804244486 Jul 01 10:49:16 AM PDT 24 Jul 01 10:49:26 AM PDT 24 24430698894 ps
T642 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.1450246298 Jul 01 10:48:08 AM PDT 24 Jul 01 10:48:13 AM PDT 24 3263445644 ps
T643 /workspace/coverage/default/18.sysrst_ctrl_smoke.2412219455 Jul 01 10:48:23 AM PDT 24 Jul 01 10:48:27 AM PDT 24 2127965152 ps
T644 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.4239140735 Jul 01 10:49:12 AM PDT 24 Jul 01 10:49:17 AM PDT 24 2512528421 ps
T645 /workspace/coverage/default/1.sysrst_ctrl_stress_all.1604756903 Jul 01 10:48:01 AM PDT 24 Jul 01 10:59:17 AM PDT 24 286852875086 ps
T646 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.607041080 Jul 01 10:48:41 AM PDT 24 Jul 01 10:48:44 AM PDT 24 2626886219 ps
T647 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.3688234994 Jul 01 10:47:40 AM PDT 24 Jul 01 10:47:47 AM PDT 24 2184546980 ps
T648 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.33392052 Jul 01 10:48:01 AM PDT 24 Jul 01 10:48:36 AM PDT 24 587237408586 ps
T372 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.1904331269 Jul 01 10:47:52 AM PDT 24 Jul 01 10:48:20 AM PDT 24 110116059234 ps
T649 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.326634851 Jul 01 10:48:02 AM PDT 24 Jul 01 10:48:05 AM PDT 24 2625241217 ps
T650 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.2610460904 Jul 01 10:48:53 AM PDT 24 Jul 01 10:53:43 AM PDT 24 128588004448 ps
T651 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.3230529793 Jul 01 10:49:16 AM PDT 24 Jul 01 10:49:33 AM PDT 24 33347359230 ps
T652 /workspace/coverage/default/37.sysrst_ctrl_ec_pwr_on_rst.2068351865 Jul 01 10:48:57 AM PDT 24 Jul 01 10:49:28 AM PDT 24 48535484057 ps
T315 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.1486126373 Jul 01 10:49:07 AM PDT 24 Jul 01 10:50:28 AM PDT 24 33414118998 ps
T653 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.1529080556 Jul 01 10:48:45 AM PDT 24 Jul 01 10:48:49 AM PDT 24 5762450051 ps
T654 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.2828048166 Jul 01 10:47:57 AM PDT 24 Jul 01 10:48:03 AM PDT 24 2452053661 ps
T655 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.2145725150 Jul 01 10:48:29 AM PDT 24 Jul 01 10:48:36 AM PDT 24 2181066217 ps
T656 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.1469701516 Jul 01 10:49:15 AM PDT 24 Jul 01 10:49:25 AM PDT 24 2257197191 ps
T657 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.2913373893 Jul 01 10:48:53 AM PDT 24 Jul 01 10:48:55 AM PDT 24 3345859464 ps
T658 /workspace/coverage/default/43.sysrst_ctrl_pin_override_test.3574561245 Jul 01 10:49:07 AM PDT 24 Jul 01 10:49:12 AM PDT 24 2513621663 ps
T659 /workspace/coverage/default/45.sysrst_ctrl_smoke.673585242 Jul 01 10:49:39 AM PDT 24 Jul 01 10:49:46 AM PDT 24 2115222590 ps
T660 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.3564562166 Jul 01 10:47:51 AM PDT 24 Jul 01 10:47:55 AM PDT 24 2614926449 ps
T661 /workspace/coverage/default/31.sysrst_ctrl_combo_detect_with_pre_cond.3393273706 Jul 01 10:49:07 AM PDT 24 Jul 01 10:49:58 AM PDT 24 54219775909 ps
T662 /workspace/coverage/default/12.sysrst_ctrl_combo_detect_with_pre_cond.2428595612 Jul 01 10:48:04 AM PDT 24 Jul 01 10:48:32 AM PDT 24 23841304310 ps
T208 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.1255860768 Jul 01 10:48:21 AM PDT 24 Jul 01 10:48:28 AM PDT 24 3343097804 ps
T663 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.211084280 Jul 01 10:49:29 AM PDT 24 Jul 01 10:49:53 AM PDT 24 27109206532 ps
T664 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.3586039206 Jul 01 10:48:37 AM PDT 24 Jul 01 10:48:45 AM PDT 24 2511741029 ps
T665 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.107722070 Jul 01 10:48:10 AM PDT 24 Jul 01 10:48:18 AM PDT 24 2610462423 ps
T666 /workspace/coverage/default/30.sysrst_ctrl_ec_pwr_on_rst.3357283260 Jul 01 10:48:56 AM PDT 24 Jul 01 10:48:59 AM PDT 24 3249039447 ps
T667 /workspace/coverage/default/10.sysrst_ctrl_smoke.894368705 Jul 01 10:48:01 AM PDT 24 Jul 01 10:48:04 AM PDT 24 2128612103 ps
T257 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.3288268144 Jul 01 10:49:03 AM PDT 24 Jul 01 10:49:44 AM PDT 24 186734216185 ps
T668 /workspace/coverage/default/46.sysrst_ctrl_stress_all.1165431621 Jul 01 10:49:11 AM PDT 24 Jul 01 10:49:42 AM PDT 24 11164377716 ps
T363 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.1315278809 Jul 01 10:49:35 AM PDT 24 Jul 01 10:55:38 AM PDT 24 150785014871 ps
T669 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.2953262419 Jul 01 10:48:53 AM PDT 24 Jul 01 10:48:57 AM PDT 24 2518595176 ps
T670 /workspace/coverage/default/9.sysrst_ctrl_stress_all.3755185107 Jul 01 10:47:58 AM PDT 24 Jul 01 10:48:04 AM PDT 24 6789146950 ps
T194 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.3084057261 Jul 01 10:49:12 AM PDT 24 Jul 01 10:49:46 AM PDT 24 49420234914 ps
T671 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.3773161879 Jul 01 10:48:03 AM PDT 24 Jul 01 10:48:06 AM PDT 24 2522592788 ps
T361 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.1495612793 Jul 01 10:49:46 AM PDT 24 Jul 01 10:50:42 AM PDT 24 107103586922 ps
T672 /workspace/coverage/default/36.sysrst_ctrl_in_out_inverted.3899822025 Jul 01 10:49:16 AM PDT 24 Jul 01 10:49:26 AM PDT 24 2462333384 ps
T673 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.743214450 Jul 01 10:48:19 AM PDT 24 Jul 01 10:48:21 AM PDT 24 2547185773 ps
T294 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.1846123821 Jul 01 10:47:45 AM PDT 24 Jul 01 10:47:57 AM PDT 24 42345108470 ps
T674 /workspace/coverage/default/0.sysrst_ctrl_stress_all.1169542745 Jul 01 10:47:42 AM PDT 24 Jul 01 10:48:01 AM PDT 24 15084567139 ps
T675 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.1074365264 Jul 01 10:48:23 AM PDT 24 Jul 01 10:48:31 AM PDT 24 2026024282 ps
T365 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.3151313830 Jul 01 10:48:53 AM PDT 24 Jul 01 10:51:39 AM PDT 24 123726066376 ps
T676 /workspace/coverage/default/42.sysrst_ctrl_ec_pwr_on_rst.931952643 Jul 01 10:49:20 AM PDT 24 Jul 01 10:49:24 AM PDT 24 3415401693 ps
T677 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.3203781442 Jul 01 10:48:42 AM PDT 24 Jul 01 10:48:45 AM PDT 24 2120981280 ps
T678 /workspace/coverage/default/10.sysrst_ctrl_alert_test.859728790 Jul 01 10:48:04 AM PDT 24 Jul 01 10:48:11 AM PDT 24 2009656655 ps
T229 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.3416490235 Jul 01 10:47:52 AM PDT 24 Jul 01 10:47:53 AM PDT 24 4438459681 ps
T679 /workspace/coverage/default/18.sysrst_ctrl_stress_all.3704303870 Jul 01 10:48:28 AM PDT 24 Jul 01 10:48:51 AM PDT 24 8918090992 ps
T680 /workspace/coverage/default/63.sysrst_ctrl_combo_detect_with_pre_cond.3484291517 Jul 01 10:49:50 AM PDT 24 Jul 01 10:52:32 AM PDT 24 64621380212 ps
T681 /workspace/coverage/default/22.sysrst_ctrl_smoke.573730382 Jul 01 10:49:04 AM PDT 24 Jul 01 10:49:10 AM PDT 24 2114320836 ps
T682 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.3251893140 Jul 01 10:48:18 AM PDT 24 Jul 01 10:48:20 AM PDT 24 6064883452 ps
T683 /workspace/coverage/default/38.sysrst_ctrl_stress_all.2161948711 Jul 01 10:49:15 AM PDT 24 Jul 01 10:49:50 AM PDT 24 12773754400 ps
T76 /workspace/coverage/default/0.sysrst_ctrl_feature_disable.474208980 Jul 01 10:47:39 AM PDT 24 Jul 01 10:48:06 AM PDT 24 39427767294 ps
T684 /workspace/coverage/default/24.sysrst_ctrl_stress_all.3974219229 Jul 01 10:48:22 AM PDT 24 Jul 01 10:48:28 AM PDT 24 6679276017 ps
T360 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.2098105602 Jul 01 10:49:25 AM PDT 24 Jul 01 10:55:52 AM PDT 24 305243904362 ps
T685 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.2307491686 Jul 01 10:47:41 AM PDT 24 Jul 01 10:47:44 AM PDT 24 3318728840 ps
T686 /workspace/coverage/default/44.sysrst_ctrl_pin_access_test.224407640 Jul 01 10:49:19 AM PDT 24 Jul 01 10:49:27 AM PDT 24 2156965161 ps
T258 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.728706109 Jul 01 10:48:12 AM PDT 24 Jul 01 10:49:06 AM PDT 24 88766629373 ps
T687 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.249213459 Jul 01 10:49:15 AM PDT 24 Jul 01 10:49:21 AM PDT 24 5141251328 ps
T362 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.3334243375 Jul 01 10:49:24 AM PDT 24 Jul 01 10:49:58 AM PDT 24 42732917430 ps
T364 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.2277470469 Jul 01 10:49:14 AM PDT 24 Jul 01 10:53:51 AM PDT 24 106123718230 ps
T688 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.756823470 Jul 01 10:49:56 AM PDT 24 Jul 01 10:50:09 AM PDT 24 26112087485 ps
T689 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.3602130674 Jul 01 10:49:10 AM PDT 24 Jul 01 10:49:13 AM PDT 24 2520790929 ps
T690 /workspace/coverage/default/46.sysrst_ctrl_combo_detect.4174688907 Jul 01 10:49:17 AM PDT 24 Jul 01 10:51:34 AM PDT 24 50352629231 ps
T691 /workspace/coverage/default/4.sysrst_ctrl_alert_test.238397212 Jul 01 10:47:40 AM PDT 24 Jul 01 10:47:43 AM PDT 24 2017819094 ps
T692 /workspace/coverage/default/3.sysrst_ctrl_stress_all.1645840458 Jul 01 10:47:53 AM PDT 24 Jul 01 10:48:23 AM PDT 24 10401092463 ps
T693 /workspace/coverage/default/7.sysrst_ctrl_stress_all_with_rand_reset.1434609248 Jul 01 10:48:11 AM PDT 24 Jul 01 10:49:00 AM PDT 24 42801290089 ps
T233 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.1973020725 Jul 01 10:49:09 AM PDT 24 Jul 01 10:49:16 AM PDT 24 2599720682 ps
T694 /workspace/coverage/default/28.sysrst_ctrl_edge_detect.116194527 Jul 01 10:48:55 AM PDT 24 Jul 01 10:49:02 AM PDT 24 3970409351 ps
T695 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.4277209804 Jul 01 10:49:12 AM PDT 24 Jul 01 10:49:16 AM PDT 24 2262005682 ps
T230 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.1851053096 Jul 01 10:48:09 AM PDT 24 Jul 01 10:48:20 AM PDT 24 3445782353 ps
T696 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.2586958350 Jul 01 10:48:33 AM PDT 24 Jul 01 10:48:38 AM PDT 24 3225705679 ps
T346 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.899105945 Jul 01 10:49:52 AM PDT 24 Jul 01 10:51:32 AM PDT 24 70161721296 ps
T697 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.1112332501 Jul 01 10:48:37 AM PDT 24 Jul 01 10:48:45 AM PDT 24 6882883251 ps
T698 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.2082863293 Jul 01 10:47:59 AM PDT 24 Jul 01 10:48:03 AM PDT 24 3375766990 ps
T699 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.2698018595 Jul 01 10:49:14 AM PDT 24 Jul 01 10:49:22 AM PDT 24 2473557492 ps
T700 /workspace/coverage/default/7.sysrst_ctrl_smoke.144698323 Jul 01 10:47:56 AM PDT 24 Jul 01 10:48:04 AM PDT 24 2108756958 ps
T701 /workspace/coverage/default/17.sysrst_ctrl_stress_all_with_rand_reset.2647645088 Jul 01 10:48:41 AM PDT 24 Jul 01 10:51:01 AM PDT 24 524557001675 ps
T702 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.94365932 Jul 01 10:49:06 AM PDT 24 Jul 01 10:49:10 AM PDT 24 3350467753 ps
T703 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.918119235 Jul 01 10:48:12 AM PDT 24 Jul 01 10:48:20 AM PDT 24 2512580156 ps
T353 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.3136603439 Jul 01 10:49:11 AM PDT 24 Jul 01 10:49:47 AM PDT 24 54718448102 ps
T704 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.1455213733 Jul 01 10:48:16 AM PDT 24 Jul 01 10:48:20 AM PDT 24 3497779974 ps
T705 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.699381238 Jul 01 10:49:55 AM PDT 24 Jul 01 10:50:34 AM PDT 24 61636198947 ps
T706 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.2832259083 Jul 01 10:49:23 AM PDT 24 Jul 01 10:50:10 AM PDT 24 78274147599 ps
T707 /workspace/coverage/default/36.sysrst_ctrl_alert_test.3944334491 Jul 01 10:48:53 AM PDT 24 Jul 01 10:49:00 AM PDT 24 2009127916 ps
T708 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.1544210739 Jul 01 10:48:08 AM PDT 24 Jul 01 10:48:20 AM PDT 24 4072065788 ps
T367 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.2411935944 Jul 01 10:48:27 AM PDT 24 Jul 01 10:49:21 AM PDT 24 85883656492 ps
T709 /workspace/coverage/default/46.sysrst_ctrl_pin_override_test.4229728742 Jul 01 10:49:33 AM PDT 24 Jul 01 10:49:40 AM PDT 24 2510472646 ps
T710 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.420673509 Jul 01 10:47:53 AM PDT 24 Jul 01 10:47:58 AM PDT 24 2617971798 ps
T711 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.2574901313 Jul 01 10:47:57 AM PDT 24 Jul 01 10:51:36 AM PDT 24 176608291320 ps
T712 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.517062516 Jul 01 10:48:01 AM PDT 24 Jul 01 10:48:06 AM PDT 24 2623285396 ps
T713 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.1035711566 Jul 01 10:49:16 AM PDT 24 Jul 01 10:49:26 AM PDT 24 2443589148 ps
T195 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.2904373353 Jul 01 10:48:12 AM PDT 24 Jul 01 11:11:36 AM PDT 24 1108438460286 ps
T162 /workspace/coverage/default/8.sysrst_ctrl_stress_all.2131729292 Jul 01 10:48:16 AM PDT 24 Jul 01 10:48:48 AM PDT 24 15774557828 ps
T714 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.1335943043 Jul 01 10:47:53 AM PDT 24 Jul 01 10:47:56 AM PDT 24 2489123647 ps
T715 /workspace/coverage/default/0.sysrst_ctrl_smoke.2902892747 Jul 01 10:47:53 AM PDT 24 Jul 01 10:48:00 AM PDT 24 2111323754 ps
T716 /workspace/coverage/default/20.sysrst_ctrl_smoke.713954625 Jul 01 10:48:21 AM PDT 24 Jul 01 10:48:25 AM PDT 24 2175654261 ps
T717 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.3821586435 Jul 01 10:48:20 AM PDT 24 Jul 01 10:48:25 AM PDT 24 2620199395 ps
T718 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.2537542420 Jul 01 10:47:58 AM PDT 24 Jul 01 10:48:06 AM PDT 24 2551796824 ps
T719 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.993649130 Jul 01 10:48:48 AM PDT 24 Jul 01 10:48:51 AM PDT 24 2108673569 ps
T720 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.839605462 Jul 01 10:48:00 AM PDT 24 Jul 01 10:48:05 AM PDT 24 2619710103 ps
T721 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.1287421723 Jul 01 10:48:17 AM PDT 24 Jul 01 10:48:20 AM PDT 24 2242093724 ps
T722 /workspace/coverage/default/45.sysrst_ctrl_alert_test.3207809444 Jul 01 10:49:17 AM PDT 24 Jul 01 10:49:29 AM PDT 24 2012048450 ps
T723 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1637115901 Jul 01 10:48:06 AM PDT 24 Jul 01 10:48:10 AM PDT 24 2365547941 ps
T724 /workspace/coverage/default/44.sysrst_ctrl_edge_detect.2468632836 Jul 01 10:49:16 AM PDT 24 Jul 01 10:49:21 AM PDT 24 2707444736 ps
T725 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2958190179 Jul 01 10:47:59 AM PDT 24 Jul 01 10:48:02 AM PDT 24 2350462367 ps
T726 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.1060404255 Jul 01 10:49:16 AM PDT 24 Jul 01 10:49:21 AM PDT 24 7526882919 ps
T727 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.4218477146 Jul 01 10:49:14 AM PDT 24 Jul 01 10:49:19 AM PDT 24 3538536541 ps
T107 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.3695747822 Jul 01 10:49:42 AM PDT 24 Jul 01 10:49:46 AM PDT 24 3246691342 ps
T728 /workspace/coverage/default/35.sysrst_ctrl_stress_all.4218732984 Jul 01 10:48:48 AM PDT 24 Jul 01 10:49:07 AM PDT 24 16594221737 ps
T729 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.3744231558 Jul 01 10:48:24 AM PDT 24 Jul 01 10:48:30 AM PDT 24 2615782497 ps
T730 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.1273284059 Jul 01 10:48:56 AM PDT 24 Jul 01 10:48:58 AM PDT 24 2202154681 ps
T731 /workspace/coverage/default/33.sysrst_ctrl_alert_test.2209949687 Jul 01 10:49:14 AM PDT 24 Jul 01 10:49:18 AM PDT 24 2044966977 ps
T732 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.1735776675 Jul 01 10:48:27 AM PDT 24 Jul 01 10:48:33 AM PDT 24 4281250963 ps
T733 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.969506596 Jul 01 10:48:01 AM PDT 24 Jul 01 10:48:20 AM PDT 24 24101291495 ps
T734 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.4078256262 Jul 01 10:48:11 AM PDT 24 Jul 01 10:48:14 AM PDT 24 2101575765 ps
T735 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.1873275796 Jul 01 10:48:14 AM PDT 24 Jul 01 10:48:17 AM PDT 24 2658765655 ps
T736 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.2506964178 Jul 01 10:48:09 AM PDT 24 Jul 01 10:48:18 AM PDT 24 2611754487 ps
T737 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.3261159939 Jul 01 10:47:53 AM PDT 24 Jul 01 10:47:58 AM PDT 24 3302664577 ps
T738 /workspace/coverage/default/21.sysrst_ctrl_ultra_low_pwr.2356974624 Jul 01 10:48:15 AM PDT 24 Jul 01 10:48:22 AM PDT 24 4276205984 ps
T739 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.3377590092 Jul 01 10:49:29 AM PDT 24 Jul 01 10:49:34 AM PDT 24 5761538266 ps
T740 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.2560847434 Jul 01 10:48:00 AM PDT 24 Jul 01 10:48:05 AM PDT 24 2614727634 ps
T741 /workspace/coverage/default/41.sysrst_ctrl_ultra_low_pwr.1478802108 Jul 01 10:49:15 AM PDT 24 Jul 01 10:49:24 AM PDT 24 3013448412 ps
T742 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.3528670256 Jul 01 10:49:22 AM PDT 24 Jul 01 10:52:25 AM PDT 24 146662012992 ps
T743 /workspace/coverage/default/9.sysrst_ctrl_alert_test.1592192056 Jul 01 10:48:18 AM PDT 24 Jul 01 10:48:21 AM PDT 24 2031029953 ps
T744 /workspace/coverage/default/68.sysrst_ctrl_combo_detect_with_pre_cond.192098763 Jul 01 10:50:01 AM PDT 24 Jul 01 10:51:38 AM PDT 24 79014044976 ps
T745 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.2946897019 Jul 01 10:48:40 AM PDT 24 Jul 01 10:48:49 AM PDT 24 3075921315 ps
T746 /workspace/coverage/default/35.sysrst_ctrl_alert_test.316969873 Jul 01 10:49:17 AM PDT 24 Jul 01 10:49:20 AM PDT 24 2114501751 ps
T747 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.198870803 Jul 01 10:49:15 AM PDT 24 Jul 01 10:49:24 AM PDT 24 4123256562 ps
T108 /workspace/coverage/default/15.sysrst_ctrl_stress_all.1791933915 Jul 01 10:48:11 AM PDT 24 Jul 01 10:48:40 AM PDT 24 41511738297 ps
T376 /workspace/coverage/default/10.sysrst_ctrl_stress_all.4004150589 Jul 01 10:48:17 AM PDT 24 Jul 01 10:51:11 AM PDT 24 110491149157 ps
T133 /workspace/coverage/default/14.sysrst_ctrl_ultra_low_pwr.1724609582 Jul 01 10:48:21 AM PDT 24 Jul 01 10:48:31 AM PDT 24 12307520201 ps
T252 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.944185408 Jul 01 10:49:13 AM PDT 24 Jul 01 10:50:54 AM PDT 24 173059305980 ps
T748 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.4018858770 Jul 01 10:47:57 AM PDT 24 Jul 01 10:48:02 AM PDT 24 2517299378 ps
T749 /workspace/coverage/default/19.sysrst_ctrl_alert_test.347806872 Jul 01 10:48:25 AM PDT 24 Jul 01 10:48:28 AM PDT 24 2074514121 ps
T750 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.1414081620 Jul 01 10:48:52 AM PDT 24 Jul 01 10:49:01 AM PDT 24 2835749311 ps
T263 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.3511982175 Jul 01 10:49:46 AM PDT 24 Jul 01 10:50:05 AM PDT 24 71122389824 ps
T134 /workspace/coverage/default/5.sysrst_ctrl_ultra_low_pwr.3065314434 Jul 01 10:48:12 AM PDT 24 Jul 01 10:48:18 AM PDT 24 4706430242 ps
T212 /workspace/coverage/default/12.sysrst_ctrl_stress_all_with_rand_reset.2687116086 Jul 01 10:48:20 AM PDT 24 Jul 01 10:49:08 AM PDT 24 17763307311 ps
T751 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.4091931835 Jul 01 10:49:14 AM PDT 24 Jul 01 10:49:17 AM PDT 24 2843987156 ps
T345 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.143784705 Jul 01 10:49:37 AM PDT 24 Jul 01 10:51:57 AM PDT 24 99578193828 ps
T752 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.1918348705 Jul 01 10:47:55 AM PDT 24 Jul 01 10:47:58 AM PDT 24 3423028837 ps
T753 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.1917636987 Jul 01 10:48:21 AM PDT 24 Jul 01 10:48:27 AM PDT 24 5099473303 ps
T754 /workspace/coverage/default/46.sysrst_ctrl_in_out_inverted.3883285943 Jul 01 10:49:06 AM PDT 24 Jul 01 10:49:08 AM PDT 24 2567632718 ps
T755 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.2589754870 Jul 01 10:47:56 AM PDT 24 Jul 01 10:48:01 AM PDT 24 3442759401 ps
T381 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.2347933989 Jul 01 10:48:53 AM PDT 24 Jul 01 10:49:27 AM PDT 24 204568707517 ps
T756 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.1245951733 Jul 01 10:48:15 AM PDT 24 Jul 01 10:48:19 AM PDT 24 3312543549 ps
T757 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.1698860572 Jul 01 10:48:13 AM PDT 24 Jul 01 10:48:21 AM PDT 24 3352113723 ps
T259 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.4240573183 Jul 01 10:48:22 AM PDT 24 Jul 01 10:55:04 AM PDT 24 152760028904 ps
T758 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.504586971 Jul 01 10:47:58 AM PDT 24 Jul 01 10:48:02 AM PDT 24 2207399332 ps
T759 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.812823883 Jul 01 10:48:05 AM PDT 24 Jul 01 10:48:09 AM PDT 24 2375567660 ps
T760 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.2975176007 Jul 01 10:48:22 AM PDT 24 Jul 01 10:48:26 AM PDT 24 2612856653 ps
T761 /workspace/coverage/default/43.sysrst_ctrl_alert_test.3297685718 Jul 01 10:49:12 AM PDT 24 Jul 01 10:49:14 AM PDT 24 2135561160 ps
T88 /workspace/coverage/default/1.sysrst_ctrl_stress_all_with_rand_reset.975545343 Jul 01 10:47:44 AM PDT 24 Jul 01 10:48:03 AM PDT 24 28374357972 ps
T762 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.3600263919 Jul 01 10:47:47 AM PDT 24 Jul 01 10:47:50 AM PDT 24 3225487885 ps
T763 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.3474729697 Jul 01 10:49:00 AM PDT 24 Jul 01 10:49:04 AM PDT 24 4027335725 ps
T764 /workspace/coverage/default/14.sysrst_ctrl_alert_test.3376858020 Jul 01 10:48:23 AM PDT 24 Jul 01 10:48:27 AM PDT 24 2028565726 ps
T765 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.1145587551 Jul 01 10:48:23 AM PDT 24 Jul 01 10:48:28 AM PDT 24 2150302289 ps
T295 /workspace/coverage/default/1.sysrst_ctrl_sec_cm.4197607603 Jul 01 10:48:08 AM PDT 24 Jul 01 10:50:01 AM PDT 24 42010434367 ps
T766 /workspace/coverage/default/15.sysrst_ctrl_combo_detect_with_pre_cond.2218827668 Jul 01 10:48:22 AM PDT 24 Jul 01 10:48:47 AM PDT 24 32968468965 ps
T767 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.318672946 Jul 01 10:48:39 AM PDT 24 Jul 01 10:48:41 AM PDT 24 2105984786 ps
T768 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.912404389 Jul 01 10:49:03 AM PDT 24 Jul 01 10:50:38 AM PDT 24 35406890226 ps
T769 /workspace/coverage/default/11.sysrst_ctrl_smoke.1353617430 Jul 01 10:48:20 AM PDT 24 Jul 01 10:48:26 AM PDT 24 2120383757 ps
T770 /workspace/coverage/default/22.sysrst_ctrl_auto_blk_key_output.502005631 Jul 01 10:48:22 AM PDT 24 Jul 01 10:48:27 AM PDT 24 2891339123 ps
T771 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.3104986778 Jul 01 10:47:53 AM PDT 24 Jul 01 10:47:58 AM PDT 24 5506513257 ps
T772 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.3886546993 Jul 01 10:48:51 AM PDT 24 Jul 01 11:03:17 AM PDT 24 1198450683138 ps
T773 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.810485846 Jul 01 10:48:17 AM PDT 24 Jul 01 10:49:21 AM PDT 24 96890231213 ps
T379 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.3985122037 Jul 01 10:49:24 AM PDT 24 Jul 01 10:50:02 AM PDT 24 29340190082 ps
T382 /workspace/coverage/default/20.sysrst_ctrl_stress_all_with_rand_reset.1250999954 Jul 01 10:48:18 AM PDT 24 Jul 01 10:48:57 AM PDT 24 64627376547 ps
T774 /workspace/coverage/default/5.sysrst_ctrl_combo_detect.218035669 Jul 01 10:47:56 AM PDT 24 Jul 01 10:50:21 AM PDT 24 115830369740 ps
T775 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.2583889803 Jul 01 10:48:42 AM PDT 24 Jul 01 10:48:45 AM PDT 24 2632605614 ps
T776 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.366464828 Jul 01 10:48:04 AM PDT 24 Jul 01 10:48:17 AM PDT 24 4046189870 ps
T777 /workspace/coverage/default/23.sysrst_ctrl_alert_test.3489190118 Jul 01 10:48:40 AM PDT 24 Jul 01 10:48:42 AM PDT 24 2034419896 ps
T778 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_with_pre_cond.280413725 Jul 01 10:47:43 AM PDT 24 Jul 01 10:52:21 AM PDT 24 114874332831 ps
T779 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.2807523213 Jul 01 10:48:27 AM PDT 24 Jul 01 10:48:30 AM PDT 24 3295832750 ps
T780 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.646334189 Jul 01 10:49:13 AM PDT 24 Jul 01 10:49:22 AM PDT 24 3378366179 ps
T781 /workspace/coverage/default/42.sysrst_ctrl_stress_all.1787784204 Jul 01 10:49:07 AM PDT 24 Jul 01 10:49:34 AM PDT 24 9780034964 ps
T782 /workspace/coverage/default/41.sysrst_ctrl_smoke.2712952600 Jul 01 10:49:15 AM PDT 24 Jul 01 10:49:21 AM PDT 24 2117310879 ps
T783 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.2781424056 Jul 01 10:48:10 AM PDT 24 Jul 01 10:48:14 AM PDT 24 4307572314 ps
T784 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.3775976698 Jul 01 10:49:00 AM PDT 24 Jul 01 10:49:01 AM PDT 24 3250715324 ps
T232 /workspace/coverage/default/43.sysrst_ctrl_stress_all_with_rand_reset.2085662504 Jul 01 10:49:14 AM PDT 24 Jul 01 10:49:53 AM PDT 24 32591049725 ps
T785 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.2768701437 Jul 01 10:48:06 AM PDT 24 Jul 01 10:48:16 AM PDT 24 3051296116 ps
T368 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.3675839939 Jul 01 10:48:17 AM PDT 24 Jul 01 10:49:58 AM PDT 24 148284641602 ps
T786 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.392445947 Jul 01 10:47:40 AM PDT 24 Jul 01 10:48:29 AM PDT 24 80751694226 ps
T787 /workspace/coverage/default/17.sysrst_ctrl_ultra_low_pwr.3699690437 Jul 01 10:48:14 AM PDT 24 Jul 01 10:48:18 AM PDT 24 7601585867 ps
T788 /workspace/coverage/default/33.sysrst_ctrl_pin_access_test.923789431 Jul 01 10:49:12 AM PDT 24 Jul 01 10:49:19 AM PDT 24 2108587217 ps
T789 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.3510543265 Jul 01 10:48:20 AM PDT 24 Jul 01 10:48:25 AM PDT 24 3234277401 ps
T790 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.3868698986 Jul 01 10:48:05 AM PDT 24 Jul 01 10:48:35 AM PDT 24 38316395757 ps
T791 /workspace/coverage/default/8.sysrst_ctrl_ultra_low_pwr.2477268624 Jul 01 10:48:22 AM PDT 24 Jul 01 10:48:26 AM PDT 24 3021168871 ps
T792 /workspace/coverage/default/36.sysrst_ctrl_smoke.2063212556 Jul 01 10:48:49 AM PDT 24 Jul 01 10:48:53 AM PDT 24 2114919802 ps
T793 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.2738030735 Jul 01 10:49:11 AM PDT 24 Jul 01 10:50:39 AM PDT 24 35598069714 ps
T794 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.1406147772 Jul 01 10:49:17 AM PDT 24 Jul 01 10:49:27 AM PDT 24 2511504537 ps
T795 /workspace/coverage/default/16.sysrst_ctrl_alert_test.3267241945 Jul 01 10:48:46 AM PDT 24 Jul 01 10:48:53 AM PDT 24 2012163364 ps
T796 /workspace/coverage/cover_reg_top/38.sysrst_ctrl_intr_test.401687185 Jul 01 10:33:37 AM PDT 24 Jul 01 10:33:38 AM PDT 24 2085927322 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%