Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.67 99.48 96.51 100.00 99.36 98.93 99.90 89.49


Total test records in report: 903
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T299 /workspace/coverage/default/49.sysrst_ctrl_stress_all.2617907642 Jul 04 05:34:41 PM PDT 24 Jul 04 05:34:51 PM PDT 24 6493719957 ps
T434 /workspace/coverage/default/26.sysrst_ctrl_ec_pwr_on_rst.2327547148 Jul 04 05:33:48 PM PDT 24 Jul 04 05:33:51 PM PDT 24 4031859005 ps
T148 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.3626976690 Jul 04 05:34:23 PM PDT 24 Jul 04 05:34:25 PM PDT 24 3206192441 ps
T435 /workspace/coverage/default/48.sysrst_ctrl_ultra_low_pwr.3715937688 Jul 04 05:34:39 PM PDT 24 Jul 04 05:34:43 PM PDT 24 5752251184 ps
T436 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.3400499046 Jul 04 05:32:55 PM PDT 24 Jul 04 05:33:00 PM PDT 24 3384174811 ps
T437 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.2590062719 Jul 04 05:33:48 PM PDT 24 Jul 04 05:33:55 PM PDT 24 2153934548 ps
T438 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.4077440773 Jul 04 05:33:01 PM PDT 24 Jul 04 05:37:27 PM PDT 24 103647203941 ps
T439 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.2170410681 Jul 04 05:33:32 PM PDT 24 Jul 04 05:33:38 PM PDT 24 2052423779 ps
T440 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.1277932261 Jul 04 05:34:30 PM PDT 24 Jul 04 05:34:32 PM PDT 24 2493581184 ps
T441 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.1315234044 Jul 04 05:34:22 PM PDT 24 Jul 04 05:34:26 PM PDT 24 2191091414 ps
T442 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.3806094265 Jul 04 05:33:04 PM PDT 24 Jul 04 05:33:11 PM PDT 24 2612264926 ps
T443 /workspace/coverage/default/18.sysrst_ctrl_alert_test.3102961310 Jul 04 05:33:27 PM PDT 24 Jul 04 05:33:30 PM PDT 24 2021571526 ps
T185 /workspace/coverage/default/32.sysrst_ctrl_stress_all.1196578970 Jul 04 05:33:56 PM PDT 24 Jul 04 05:34:10 PM PDT 24 11302985738 ps
T444 /workspace/coverage/default/7.sysrst_ctrl_smoke.3423445490 Jul 04 05:32:48 PM PDT 24 Jul 04 05:32:55 PM PDT 24 2110891058 ps
T445 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.803072243 Jul 04 05:34:33 PM PDT 24 Jul 04 05:34:42 PM PDT 24 2507982460 ps
T446 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.1004453055 Jul 04 05:34:42 PM PDT 24 Jul 04 05:34:50 PM PDT 24 2512366185 ps
T356 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.545018663 Jul 04 05:33:26 PM PDT 24 Jul 04 05:36:09 PM PDT 24 130444137456 ps
T447 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.3081288063 Jul 04 05:33:52 PM PDT 24 Jul 04 05:33:58 PM PDT 24 2178036799 ps
T448 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.1067734554 Jul 04 05:34:24 PM PDT 24 Jul 04 05:34:29 PM PDT 24 2617791595 ps
T449 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.305724742 Jul 04 05:33:51 PM PDT 24 Jul 04 05:33:54 PM PDT 24 2165362682 ps
T450 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.3463444929 Jul 04 05:33:18 PM PDT 24 Jul 04 05:33:24 PM PDT 24 2065029571 ps
T451 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.528630013 Jul 04 05:33:36 PM PDT 24 Jul 04 05:33:48 PM PDT 24 4260502629 ps
T452 /workspace/coverage/default/34.sysrst_ctrl_alert_test.3329298071 Jul 04 05:34:06 PM PDT 24 Jul 04 05:34:12 PM PDT 24 2012907937 ps
T453 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.3110407799 Jul 04 05:33:51 PM PDT 24 Jul 04 05:33:58 PM PDT 24 2612641558 ps
T454 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.1812268967 Jul 04 05:33:30 PM PDT 24 Jul 04 05:33:38 PM PDT 24 2613792774 ps
T455 /workspace/coverage/default/40.sysrst_ctrl_ec_pwr_on_rst.821319404 Jul 04 05:34:23 PM PDT 24 Jul 04 05:34:29 PM PDT 24 3623533068 ps
T456 /workspace/coverage/default/33.sysrst_ctrl_pin_override_test.2137108510 Jul 04 05:33:53 PM PDT 24 Jul 04 05:34:01 PM PDT 24 2510233826 ps
T457 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.1807143822 Jul 04 05:33:27 PM PDT 24 Jul 04 05:33:35 PM PDT 24 3033725929 ps
T333 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.1084190377 Jul 04 05:33:39 PM PDT 24 Jul 04 05:35:55 PM PDT 24 55796148638 ps
T295 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.2459394269 Jul 04 05:34:28 PM PDT 24 Jul 04 05:34:31 PM PDT 24 2925681940 ps
T458 /workspace/coverage/default/31.sysrst_ctrl_smoke.484582440 Jul 04 05:33:51 PM PDT 24 Jul 04 05:33:54 PM PDT 24 2116948711 ps
T459 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2790251365 Jul 04 05:33:04 PM PDT 24 Jul 04 05:33:08 PM PDT 24 2271984140 ps
T177 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.2644714971 Jul 04 05:33:45 PM PDT 24 Jul 04 05:33:48 PM PDT 24 3144375013 ps
T353 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.1851416424 Jul 04 05:34:57 PM PDT 24 Jul 04 05:36:06 PM PDT 24 114830814791 ps
T460 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.3159086234 Jul 04 05:33:24 PM PDT 24 Jul 04 05:33:27 PM PDT 24 2476661031 ps
T461 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.2358607363 Jul 04 05:33:11 PM PDT 24 Jul 04 05:33:21 PM PDT 24 3395786293 ps
T462 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.1464585659 Jul 04 05:33:23 PM PDT 24 Jul 04 05:33:31 PM PDT 24 2612358543 ps
T463 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.3186964780 Jul 04 05:33:54 PM PDT 24 Jul 04 05:33:59 PM PDT 24 2612911668 ps
T348 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.2912765044 Jul 04 05:34:49 PM PDT 24 Jul 04 05:37:45 PM PDT 24 140539546569 ps
T375 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.3079236627 Jul 04 05:34:52 PM PDT 24 Jul 04 05:35:09 PM PDT 24 35113874095 ps
T89 /workspace/coverage/default/28.sysrst_ctrl_combo_detect.429947869 Jul 04 05:33:51 PM PDT 24 Jul 04 05:38:59 PM PDT 24 126228196437 ps
T464 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.2372500943 Jul 04 05:33:38 PM PDT 24 Jul 04 05:33:42 PM PDT 24 2209927714 ps
T465 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.3615853668 Jul 04 05:34:34 PM PDT 24 Jul 04 05:34:39 PM PDT 24 5534637651 ps
T466 /workspace/coverage/default/38.sysrst_ctrl_ultra_low_pwr.1069140255 Jul 04 05:34:28 PM PDT 24 Jul 04 05:34:31 PM PDT 24 4062031824 ps
T296 /workspace/coverage/default/27.sysrst_ctrl_stress_all_with_rand_reset.264015454 Jul 04 05:33:51 PM PDT 24 Jul 04 05:34:42 PM PDT 24 41848415868 ps
T74 /workspace/coverage/default/34.sysrst_ctrl_stress_all_with_rand_reset.1293337827 Jul 04 05:34:01 PM PDT 24 Jul 04 05:34:48 PM PDT 24 73275550916 ps
T467 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.2378901730 Jul 04 05:34:33 PM PDT 24 Jul 04 05:34:45 PM PDT 24 3677148277 ps
T468 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2906556812 Jul 04 05:32:41 PM PDT 24 Jul 04 05:32:44 PM PDT 24 2545813755 ps
T469 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.2627991336 Jul 04 05:32:50 PM PDT 24 Jul 04 05:32:53 PM PDT 24 2539307493 ps
T470 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.2322272625 Jul 04 05:34:02 PM PDT 24 Jul 04 05:34:04 PM PDT 24 2529527598 ps
T335 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.1402796749 Jul 04 05:35:01 PM PDT 24 Jul 04 05:36:14 PM PDT 24 114164656538 ps
T471 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.2773729953 Jul 04 05:34:26 PM PDT 24 Jul 04 05:34:30 PM PDT 24 2620804296 ps
T472 /workspace/coverage/default/3.sysrst_ctrl_ultra_low_pwr.2208073222 Jul 04 05:32:46 PM PDT 24 Jul 04 05:32:53 PM PDT 24 4297101153 ps
T473 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.1319330180 Jul 04 05:33:50 PM PDT 24 Jul 04 05:33:51 PM PDT 24 2570189314 ps
T149 /workspace/coverage/default/0.sysrst_ctrl_stress_all.1597428777 Jul 04 05:32:50 PM PDT 24 Jul 04 05:38:36 PM PDT 24 212157943310 ps
T474 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.1591812248 Jul 04 05:32:37 PM PDT 24 Jul 04 05:32:44 PM PDT 24 2483039829 ps
T475 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.3246259658 Jul 04 05:34:22 PM PDT 24 Jul 04 05:34:34 PM PDT 24 3830757494 ps
T368 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.342796115 Jul 04 05:34:49 PM PDT 24 Jul 04 05:36:44 PM PDT 24 89040728454 ps
T476 /workspace/coverage/default/33.sysrst_ctrl_stress_all.2886971497 Jul 04 05:34:02 PM PDT 24 Jul 04 05:34:11 PM PDT 24 7097237095 ps
T168 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.835646822 Jul 04 05:34:00 PM PDT 24 Jul 04 05:34:03 PM PDT 24 4018549577 ps
T221 /workspace/coverage/default/44.sysrst_ctrl_smoke.3348968412 Jul 04 05:34:29 PM PDT 24 Jul 04 05:34:31 PM PDT 24 2124793485 ps
T222 /workspace/coverage/default/9.sysrst_ctrl_smoke.3138463328 Jul 04 05:33:05 PM PDT 24 Jul 04 05:33:11 PM PDT 24 2111289668 ps
T223 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.1179333971 Jul 04 05:34:32 PM PDT 24 Jul 04 05:34:39 PM PDT 24 2608169752 ps
T224 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.2085598706 Jul 04 05:33:52 PM PDT 24 Jul 04 05:33:58 PM PDT 24 2463400443 ps
T225 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.959259013 Jul 04 05:33:45 PM PDT 24 Jul 04 05:34:09 PM PDT 24 130234191130 ps
T226 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.1775161956 Jul 04 05:33:54 PM PDT 24 Jul 04 05:33:57 PM PDT 24 2533946711 ps
T227 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.499356550 Jul 04 05:32:47 PM PDT 24 Jul 04 05:33:18 PM PDT 24 24476008290 ps
T90 /workspace/coverage/default/46.sysrst_ctrl_stress_all_with_rand_reset.942635722 Jul 04 05:34:32 PM PDT 24 Jul 04 05:36:56 PM PDT 24 214622415368 ps
T228 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.270864084 Jul 04 05:33:07 PM PDT 24 Jul 04 05:33:57 PM PDT 24 114237362470 ps
T229 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.1532061618 Jul 04 05:34:36 PM PDT 24 Jul 04 05:34:43 PM PDT 24 8284143753 ps
T230 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.2960445283 Jul 04 05:33:24 PM PDT 24 Jul 04 05:33:30 PM PDT 24 3751759779 ps
T231 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.163748506 Jul 04 05:33:30 PM PDT 24 Jul 04 05:33:31 PM PDT 24 2621055956 ps
T232 /workspace/coverage/default/19.sysrst_ctrl_smoke.1588403298 Jul 04 05:33:22 PM PDT 24 Jul 04 05:33:24 PM PDT 24 2127835073 ps
T233 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.3532007335 Jul 04 05:34:49 PM PDT 24 Jul 04 05:35:17 PM PDT 24 45581869636 ps
T234 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.1219964516 Jul 04 05:33:02 PM PDT 24 Jul 04 05:33:07 PM PDT 24 2469392555 ps
T235 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.1207461253 Jul 04 05:33:19 PM PDT 24 Jul 04 05:33:22 PM PDT 24 2524835841 ps
T132 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.96864488 Jul 04 05:34:28 PM PDT 24 Jul 04 05:34:32 PM PDT 24 6897417398 ps
T477 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.3933559375 Jul 04 05:32:50 PM PDT 24 Jul 04 05:32:53 PM PDT 24 2539662342 ps
T478 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.836615145 Jul 04 05:34:20 PM PDT 24 Jul 04 05:34:23 PM PDT 24 2626297515 ps
T479 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.4212804291 Jul 04 05:32:53 PM PDT 24 Jul 04 05:32:56 PM PDT 24 2469983495 ps
T480 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.2888504669 Jul 04 05:32:51 PM PDT 24 Jul 04 05:32:52 PM PDT 24 2116292576 ps
T336 /workspace/coverage/default/37.sysrst_ctrl_combo_detect_with_pre_cond.1728819774 Jul 04 05:34:13 PM PDT 24 Jul 04 05:35:51 PM PDT 24 39746436776 ps
T481 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.565264621 Jul 04 05:34:25 PM PDT 24 Jul 04 05:34:32 PM PDT 24 2612822698 ps
T482 /workspace/coverage/default/12.sysrst_ctrl_smoke.935400501 Jul 04 05:33:02 PM PDT 24 Jul 04 05:33:04 PM PDT 24 2121991719 ps
T483 /workspace/coverage/default/8.sysrst_ctrl_ec_pwr_on_rst.2652786760 Jul 04 05:33:05 PM PDT 24 Jul 04 05:33:19 PM PDT 24 5053207902 ps
T251 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.2393480733 Jul 04 05:32:47 PM PDT 24 Jul 04 05:34:00 PM PDT 24 83043057359 ps
T484 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.1721563740 Jul 04 05:32:53 PM PDT 24 Jul 04 05:33:01 PM PDT 24 2612887556 ps
T190 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.2914818875 Jul 04 05:33:23 PM PDT 24 Jul 04 05:33:33 PM PDT 24 4796854221 ps
T219 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.1985045908 Jul 04 05:33:16 PM PDT 24 Jul 04 05:33:19 PM PDT 24 2748950708 ps
T485 /workspace/coverage/default/27.sysrst_ctrl_smoke.884433193 Jul 04 05:33:45 PM PDT 24 Jul 04 05:33:52 PM PDT 24 2110152317 ps
T70 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.704463095 Jul 04 05:34:23 PM PDT 24 Jul 04 05:36:47 PM PDT 24 53629082231 ps
T370 /workspace/coverage/default/76.sysrst_ctrl_combo_detect_with_pre_cond.383683850 Jul 04 05:34:48 PM PDT 24 Jul 04 05:35:04 PM PDT 24 82381421414 ps
T486 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.1992126810 Jul 04 05:32:50 PM PDT 24 Jul 04 05:32:51 PM PDT 24 2303507442 ps
T487 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.380248735 Jul 04 05:35:01 PM PDT 24 Jul 04 05:35:33 PM PDT 24 47568038235 ps
T78 /workspace/coverage/default/41.sysrst_ctrl_ultra_low_pwr.1479425573 Jul 04 05:34:26 PM PDT 24 Jul 04 05:34:28 PM PDT 24 5240690035 ps
T488 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.3703808634 Jul 04 05:34:24 PM PDT 24 Jul 04 05:34:58 PM PDT 24 26592722312 ps
T489 /workspace/coverage/default/3.sysrst_ctrl_alert_test.1131071977 Jul 04 05:32:53 PM PDT 24 Jul 04 05:32:57 PM PDT 24 2022829505 ps
T490 /workspace/coverage/default/5.sysrst_ctrl_stress_all.2933911009 Jul 04 05:33:07 PM PDT 24 Jul 04 05:33:12 PM PDT 24 6779818552 ps
T491 /workspace/coverage/default/42.sysrst_ctrl_smoke.2808113636 Jul 04 05:34:23 PM PDT 24 Jul 04 05:34:27 PM PDT 24 2117382896 ps
T243 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.2687091927 Jul 04 05:33:24 PM PDT 24 Jul 04 05:36:41 PM PDT 24 79681241734 ps
T492 /workspace/coverage/default/22.sysrst_ctrl_alert_test.1269306065 Jul 04 05:33:27 PM PDT 24 Jul 04 05:33:29 PM PDT 24 2044566871 ps
T493 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.2822027557 Jul 04 05:32:47 PM PDT 24 Jul 04 05:33:50 PM PDT 24 98445101372 ps
T355 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.2773577153 Jul 04 05:34:56 PM PDT 24 Jul 04 05:38:53 PM PDT 24 87600191848 ps
T494 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.2605570042 Jul 04 05:33:51 PM PDT 24 Jul 04 05:33:54 PM PDT 24 2490562085 ps
T71 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_with_pre_cond.4066610604 Jul 04 05:32:38 PM PDT 24 Jul 04 05:34:32 PM PDT 24 87027612357 ps
T361 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.102015600 Jul 04 05:34:28 PM PDT 24 Jul 04 05:36:03 PM PDT 24 36406507697 ps
T495 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.1024626630 Jul 04 05:34:22 PM PDT 24 Jul 04 05:34:26 PM PDT 24 2025919121 ps
T325 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.3421117213 Jul 04 05:34:33 PM PDT 24 Jul 04 05:36:04 PM PDT 24 152182783506 ps
T496 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.1037866677 Jul 04 05:33:46 PM PDT 24 Jul 04 05:33:50 PM PDT 24 3339940279 ps
T271 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.1643624675 Jul 04 05:34:34 PM PDT 24 Jul 04 05:35:33 PM PDT 24 24756634344 ps
T351 /workspace/coverage/default/49.sysrst_ctrl_combo_detect_with_pre_cond.252452163 Jul 04 05:34:43 PM PDT 24 Jul 04 05:36:32 PM PDT 24 43038321103 ps
T497 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.910081533 Jul 04 05:33:02 PM PDT 24 Jul 04 05:33:05 PM PDT 24 4305440867 ps
T498 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.2107015148 Jul 04 05:34:38 PM PDT 24 Jul 04 05:34:41 PM PDT 24 2528097871 ps
T499 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.277985390 Jul 04 05:34:36 PM PDT 24 Jul 04 05:34:39 PM PDT 24 2131506907 ps
T500 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.2732446946 Jul 04 05:34:30 PM PDT 24 Jul 04 05:34:38 PM PDT 24 2609977074 ps
T501 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.521089695 Jul 04 05:33:46 PM PDT 24 Jul 04 05:33:49 PM PDT 24 2530418382 ps
T502 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.640163601 Jul 04 05:34:40 PM PDT 24 Jul 04 05:34:43 PM PDT 24 2501840742 ps
T503 /workspace/coverage/default/32.sysrst_ctrl_ec_pwr_on_rst.1537080233 Jul 04 05:34:02 PM PDT 24 Jul 04 05:47:08 PM PDT 24 1298947803534 ps
T324 /workspace/coverage/default/23.sysrst_ctrl_combo_detect.71997409 Jul 04 05:33:45 PM PDT 24 Jul 04 05:35:38 PM PDT 24 88489703199 ps
T504 /workspace/coverage/default/11.sysrst_ctrl_alert_test.3123328711 Jul 04 05:33:00 PM PDT 24 Jul 04 05:33:03 PM PDT 24 2024047630 ps
T505 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.1454774484 Jul 04 05:34:28 PM PDT 24 Jul 04 05:35:17 PM PDT 24 38890503637 ps
T506 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.2861658905 Jul 04 05:33:28 PM PDT 24 Jul 04 05:33:32 PM PDT 24 2710745882 ps
T507 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.617293406 Jul 04 05:32:46 PM PDT 24 Jul 04 05:32:50 PM PDT 24 2479319250 ps
T508 /workspace/coverage/default/14.sysrst_ctrl_pin_access_test.639071105 Jul 04 05:33:05 PM PDT 24 Jul 04 05:33:12 PM PDT 24 2174678067 ps
T509 /workspace/coverage/default/21.sysrst_ctrl_smoke.231131029 Jul 04 05:33:35 PM PDT 24 Jul 04 05:33:38 PM PDT 24 2139140088 ps
T510 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.3516603692 Jul 04 05:32:46 PM PDT 24 Jul 04 05:32:49 PM PDT 24 2861416283 ps
T362 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.4180086012 Jul 04 05:33:54 PM PDT 24 Jul 04 05:34:21 PM PDT 24 77544203579 ps
T511 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.3908228784 Jul 04 05:33:01 PM PDT 24 Jul 04 05:33:08 PM PDT 24 2508125038 ps
T512 /workspace/coverage/default/8.sysrst_ctrl_smoke.3926070396 Jul 04 05:32:59 PM PDT 24 Jul 04 05:33:00 PM PDT 24 2150175717 ps
T91 /workspace/coverage/default/46.sysrst_ctrl_combo_detect.2866328571 Jul 04 05:34:40 PM PDT 24 Jul 04 05:41:03 PM PDT 24 182945222142 ps
T513 /workspace/coverage/default/6.sysrst_ctrl_alert_test.3157818011 Jul 04 05:32:45 PM PDT 24 Jul 04 05:32:50 PM PDT 24 2012502137 ps
T514 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.1644556948 Jul 04 05:33:48 PM PDT 24 Jul 04 05:33:55 PM PDT 24 4496478066 ps
T515 /workspace/coverage/default/13.sysrst_ctrl_stress_all.574910923 Jul 04 05:32:59 PM PDT 24 Jul 04 05:33:18 PM PDT 24 8735856810 ps
T516 /workspace/coverage/default/42.sysrst_ctrl_ec_pwr_on_rst.4225374569 Jul 04 05:34:36 PM PDT 24 Jul 04 05:34:50 PM PDT 24 4641113613 ps
T346 /workspace/coverage/default/86.sysrst_ctrl_combo_detect_with_pre_cond.129979823 Jul 04 05:34:54 PM PDT 24 Jul 04 05:36:41 PM PDT 24 81618998155 ps
T357 /workspace/coverage/default/16.sysrst_ctrl_combo_detect.1898003198 Jul 04 05:33:07 PM PDT 24 Jul 04 05:34:27 PM PDT 24 124027223050 ps
T181 /workspace/coverage/default/7.sysrst_ctrl_stress_all_with_rand_reset.3134319866 Jul 04 05:32:50 PM PDT 24 Jul 04 05:33:14 PM PDT 24 31679301737 ps
T517 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.3517864023 Jul 04 05:33:06 PM PDT 24 Jul 04 05:33:11 PM PDT 24 2019149095 ps
T518 /workspace/coverage/default/28.sysrst_ctrl_smoke.2896824015 Jul 04 05:33:52 PM PDT 24 Jul 04 05:33:56 PM PDT 24 2120678366 ps
T220 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.3447928446 Jul 04 05:34:40 PM PDT 24 Jul 04 05:34:44 PM PDT 24 4030122691 ps
T191 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.689925858 Jul 04 05:34:33 PM PDT 24 Jul 04 05:34:36 PM PDT 24 3010157855 ps
T204 /workspace/coverage/default/17.sysrst_ctrl_smoke.233575026 Jul 04 05:33:25 PM PDT 24 Jul 04 05:33:31 PM PDT 24 2113413296 ps
T205 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.1153033505 Jul 04 05:33:21 PM PDT 24 Jul 04 05:33:47 PM PDT 24 41480271516 ps
T206 /workspace/coverage/default/48.sysrst_ctrl_alert_test.1104533074 Jul 04 05:34:43 PM PDT 24 Jul 04 05:34:45 PM PDT 24 2031427742 ps
T79 /workspace/coverage/default/8.sysrst_ctrl_ultra_low_pwr.2219103967 Jul 04 05:33:10 PM PDT 24 Jul 04 05:33:13 PM PDT 24 7603130713 ps
T207 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.592186712 Jul 04 05:34:28 PM PDT 24 Jul 04 05:34:30 PM PDT 24 3004135042 ps
T186 /workspace/coverage/default/38.sysrst_ctrl_stress_all.1810937759 Jul 04 05:34:23 PM PDT 24 Jul 04 05:34:34 PM PDT 24 17426760513 ps
T208 /workspace/coverage/default/44.sysrst_ctrl_stress_all.3213723711 Jul 04 05:34:36 PM PDT 24 Jul 04 05:34:46 PM PDT 24 14052611849 ps
T209 /workspace/coverage/default/23.sysrst_ctrl_smoke.2676099812 Jul 04 05:33:45 PM PDT 24 Jul 04 05:33:47 PM PDT 24 2145049702 ps
T210 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.2826669870 Jul 04 05:34:57 PM PDT 24 Jul 04 05:35:54 PM PDT 24 88732687508 ps
T519 /workspace/coverage/default/33.sysrst_ctrl_ec_pwr_on_rst.1213026093 Jul 04 05:34:02 PM PDT 24 Jul 04 05:34:14 PM PDT 24 4132263425 ps
T520 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.859980552 Jul 04 05:33:39 PM PDT 24 Jul 04 05:33:47 PM PDT 24 2852199524 ps
T521 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.1584952664 Jul 04 05:33:24 PM PDT 24 Jul 04 05:33:28 PM PDT 24 2212226858 ps
T522 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.3114520294 Jul 04 05:33:26 PM PDT 24 Jul 04 05:33:34 PM PDT 24 2509629781 ps
T376 /workspace/coverage/default/37.sysrst_ctrl_stress_all.361805237 Jul 04 05:34:18 PM PDT 24 Jul 04 05:35:58 PM PDT 24 286140297987 ps
T523 /workspace/coverage/default/79.sysrst_ctrl_combo_detect_with_pre_cond.1615110055 Jul 04 05:34:55 PM PDT 24 Jul 04 05:35:07 PM PDT 24 25616367946 ps
T244 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.151174100 Jul 04 05:34:43 PM PDT 24 Jul 04 05:38:41 PM PDT 24 174967645798 ps
T524 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.2347589988 Jul 04 05:34:48 PM PDT 24 Jul 04 05:35:06 PM PDT 24 45465930053 ps
T525 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.2925887625 Jul 04 05:34:02 PM PDT 24 Jul 04 05:34:09 PM PDT 24 2467056571 ps
T252 /workspace/coverage/default/24.sysrst_ctrl_stress_all.3426682919 Jul 04 05:33:36 PM PDT 24 Jul 04 05:36:06 PM PDT 24 63538561649 ps
T526 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.2951542709 Jul 04 05:33:09 PM PDT 24 Jul 04 05:36:10 PM PDT 24 66331840549 ps
T527 /workspace/coverage/default/12.sysrst_ctrl_stress_all.872723376 Jul 04 05:33:01 PM PDT 24 Jul 04 05:33:58 PM PDT 24 99532900332 ps
T76 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.2021727073 Jul 04 05:33:29 PM PDT 24 Jul 04 05:33:33 PM PDT 24 5092710058 ps
T528 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.4087414603 Jul 04 05:33:03 PM PDT 24 Jul 04 05:33:07 PM PDT 24 2524320110 ps
T529 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.4156192574 Jul 04 05:33:46 PM PDT 24 Jul 04 05:33:49 PM PDT 24 2539954240 ps
T530 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.29967069 Jul 04 05:32:50 PM PDT 24 Jul 04 05:32:53 PM PDT 24 2632204924 ps
T245 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.491857138 Jul 04 05:33:07 PM PDT 24 Jul 04 05:36:36 PM PDT 24 83167098987 ps
T130 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.1339827408 Jul 04 05:33:52 PM PDT 24 Jul 04 05:33:56 PM PDT 24 5868825132 ps
T531 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.256723196 Jul 04 05:33:53 PM PDT 24 Jul 04 05:34:01 PM PDT 24 2613549622 ps
T532 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.489489645 Jul 04 05:33:27 PM PDT 24 Jul 04 05:33:30 PM PDT 24 4113154197 ps
T533 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.3625170603 Jul 04 05:34:20 PM PDT 24 Jul 04 05:34:23 PM PDT 24 2453192097 ps
T534 /workspace/coverage/default/35.sysrst_ctrl_smoke.2590792845 Jul 04 05:34:07 PM PDT 24 Jul 04 05:34:10 PM PDT 24 2136113587 ps
T535 /workspace/coverage/default/47.sysrst_ctrl_smoke.3335114415 Jul 04 05:34:35 PM PDT 24 Jul 04 05:34:37 PM PDT 24 2124439541 ps
T536 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.1783700440 Jul 04 05:32:44 PM PDT 24 Jul 04 05:32:48 PM PDT 24 2172987517 ps
T253 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.1755489198 Jul 04 05:32:57 PM PDT 24 Jul 04 05:35:27 PM PDT 24 56722535589 ps
T537 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.528699246 Jul 04 05:32:48 PM PDT 24 Jul 04 05:32:51 PM PDT 24 2287470668 ps
T538 /workspace/coverage/default/31.sysrst_ctrl_edge_detect.3939758930 Jul 04 05:33:54 PM PDT 24 Jul 04 05:34:00 PM PDT 24 2991872976 ps
T539 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst.1743565477 Jul 04 05:32:51 PM PDT 24 Jul 04 05:32:55 PM PDT 24 2168060422 ps
T540 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.127124947 Jul 04 05:32:51 PM PDT 24 Jul 04 05:32:56 PM PDT 24 3147278334 ps
T337 /workspace/coverage/default/12.sysrst_ctrl_combo_detect_with_pre_cond.1469995582 Jul 04 05:33:04 PM PDT 24 Jul 04 05:33:32 PM PDT 24 38942106091 ps
T541 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.3480730793 Jul 04 05:33:49 PM PDT 24 Jul 04 05:33:57 PM PDT 24 2610514350 ps
T542 /workspace/coverage/default/24.sysrst_ctrl_smoke.4013443223 Jul 04 05:33:39 PM PDT 24 Jul 04 05:33:40 PM PDT 24 2166918098 ps
T543 /workspace/coverage/default/9.sysrst_ctrl_ultra_low_pwr.2511332 Jul 04 05:32:43 PM PDT 24 Jul 04 05:32:45 PM PDT 24 4071833353 ps
T369 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.2723445700 Jul 04 05:32:55 PM PDT 24 Jul 04 05:33:17 PM PDT 24 62421909906 ps
T246 /workspace/coverage/default/3.sysrst_ctrl_combo_detect.2004533275 Jul 04 05:32:46 PM PDT 24 Jul 04 05:37:29 PM PDT 24 113281236811 ps
T544 /workspace/coverage/default/24.sysrst_ctrl_ultra_low_pwr.130878499 Jul 04 05:33:37 PM PDT 24 Jul 04 05:33:46 PM PDT 24 10202900525 ps
T545 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.61599389 Jul 04 05:32:50 PM PDT 24 Jul 04 05:32:57 PM PDT 24 2614010587 ps
T187 /workspace/coverage/default/35.sysrst_ctrl_edge_detect.4219578251 Jul 04 05:34:17 PM PDT 24 Jul 04 05:34:26 PM PDT 24 3367177502 ps
T202 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.2582166604 Jul 04 05:34:22 PM PDT 24 Jul 04 05:36:34 PM PDT 24 56390855823 ps
T546 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.2201367344 Jul 04 05:32:56 PM PDT 24 Jul 04 05:32:58 PM PDT 24 2501331880 ps
T547 /workspace/coverage/default/16.sysrst_ctrl_alert_test.681045815 Jul 04 05:33:08 PM PDT 24 Jul 04 05:33:10 PM PDT 24 2034580327 ps
T548 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.367436306 Jul 04 05:32:40 PM PDT 24 Jul 04 05:32:48 PM PDT 24 2511413709 ps
T347 /workspace/coverage/default/73.sysrst_ctrl_combo_detect_with_pre_cond.1591091020 Jul 04 05:34:54 PM PDT 24 Jul 04 05:40:39 PM PDT 24 130952455807 ps
T269 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.686654788 Jul 04 05:32:35 PM PDT 24 Jul 04 05:33:29 PM PDT 24 42043877081 ps
T549 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.2671353642 Jul 04 05:32:55 PM PDT 24 Jul 04 05:32:59 PM PDT 24 2487006011 ps
T550 /workspace/coverage/default/5.sysrst_ctrl_smoke.2950953617 Jul 04 05:32:53 PM PDT 24 Jul 04 05:32:57 PM PDT 24 2118055907 ps
T551 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.3112976594 Jul 04 05:32:48 PM PDT 24 Jul 04 05:32:53 PM PDT 24 3036715732 ps
T552 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.1514153130 Jul 04 05:32:45 PM PDT 24 Jul 04 05:32:48 PM PDT 24 2036814303 ps
T553 /workspace/coverage/default/34.sysrst_ctrl_smoke.3507869820 Jul 04 05:33:59 PM PDT 24 Jul 04 05:34:06 PM PDT 24 2112266489 ps
T554 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.3414052134 Jul 04 05:33:01 PM PDT 24 Jul 04 05:33:08 PM PDT 24 2510898151 ps
T555 /workspace/coverage/default/11.sysrst_ctrl_smoke.3918141635 Jul 04 05:33:02 PM PDT 24 Jul 04 05:33:04 PM PDT 24 2192273006 ps
T556 /workspace/coverage/default/36.sysrst_ctrl_in_out_inverted.2063591544 Jul 04 05:34:15 PM PDT 24 Jul 04 05:34:17 PM PDT 24 2486666072 ps
T557 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.3320426613 Jul 04 05:32:42 PM PDT 24 Jul 04 05:32:48 PM PDT 24 2060063758 ps
T558 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.1471024474 Jul 04 05:34:43 PM PDT 24 Jul 04 05:34:52 PM PDT 24 3253354678 ps
T559 /workspace/coverage/default/17.sysrst_ctrl_ec_pwr_on_rst.2492069962 Jul 04 05:33:17 PM PDT 24 Jul 04 05:33:18 PM PDT 24 3771812136 ps
T560 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.2404177532 Jul 04 05:32:43 PM PDT 24 Jul 04 05:32:44 PM PDT 24 2636768626 ps
T561 /workspace/coverage/default/36.sysrst_ctrl_alert_test.2773544905 Jul 04 05:34:27 PM PDT 24 Jul 04 05:34:33 PM PDT 24 2013241186 ps
T562 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.589589151 Jul 04 05:33:54 PM PDT 24 Jul 04 05:33:58 PM PDT 24 2464460699 ps
T563 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.2591605995 Jul 04 05:34:34 PM PDT 24 Jul 04 05:34:41 PM PDT 24 2458104066 ps
T564 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.3778887379 Jul 04 05:34:32 PM PDT 24 Jul 04 05:34:48 PM PDT 24 22454249890 ps
T565 /workspace/coverage/default/23.sysrst_ctrl_alert_test.1049499861 Jul 04 05:33:35 PM PDT 24 Jul 04 05:33:37 PM PDT 24 2032672974 ps
T566 /workspace/coverage/default/40.sysrst_ctrl_stress_all.2450138777 Jul 04 05:34:22 PM PDT 24 Jul 04 05:34:33 PM PDT 24 6626347819 ps
T327 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.1026549128 Jul 04 05:33:32 PM PDT 24 Jul 04 05:34:35 PM PDT 24 124161586526 ps
T567 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.1322947265 Jul 04 05:32:50 PM PDT 24 Jul 04 05:32:58 PM PDT 24 2642709380 ps
T568 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.3659787604 Jul 04 05:33:45 PM PDT 24 Jul 04 05:33:48 PM PDT 24 2496864272 ps
T569 /workspace/coverage/default/11.sysrst_ctrl_edge_detect.3954403358 Jul 04 05:32:52 PM PDT 24 Jul 04 05:32:54 PM PDT 24 3360141044 ps
T570 /workspace/coverage/default/20.sysrst_ctrl_stress_all.3149348672 Jul 04 05:33:32 PM PDT 24 Jul 04 05:33:51 PM PDT 24 6699743233 ps
T571 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.606863038 Jul 04 05:34:55 PM PDT 24 Jul 04 05:37:46 PM PDT 24 63126344373 ps
T120 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.4269035910 Jul 04 05:34:02 PM PDT 24 Jul 04 05:34:05 PM PDT 24 4978152026 ps
T572 /workspace/coverage/default/46.sysrst_ctrl_in_out_inverted.410546636 Jul 04 05:34:36 PM PDT 24 Jul 04 05:34:38 PM PDT 24 2522654291 ps
T573 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.1775185974 Jul 04 05:33:33 PM PDT 24 Jul 04 05:33:35 PM PDT 24 7924941429 ps
T367 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.3899748518 Jul 04 05:34:22 PM PDT 24 Jul 04 05:37:06 PM PDT 24 129910556563 ps
T574 /workspace/coverage/default/15.sysrst_ctrl_alert_test.3395521088 Jul 04 05:33:18 PM PDT 24 Jul 04 05:33:24 PM PDT 24 2011730038 ps
T575 /workspace/coverage/default/19.sysrst_ctrl_stress_all.947035091 Jul 04 05:33:21 PM PDT 24 Jul 04 05:33:28 PM PDT 24 9190076984 ps
T576 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.258151812 Jul 04 05:33:44 PM PDT 24 Jul 04 05:33:52 PM PDT 24 3012746924 ps
T577 /workspace/coverage/default/9.sysrst_ctrl_edge_detect.1388207616 Jul 04 05:33:02 PM PDT 24 Jul 04 05:33:10 PM PDT 24 2388801662 ps
T256 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.4143591305 Jul 04 05:32:49 PM PDT 24 Jul 04 05:34:07 PM PDT 24 776055242133 ps
T359 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.1834613423 Jul 04 05:32:50 PM PDT 24 Jul 04 05:36:14 PM PDT 24 82507350785 ps
T578 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.2112119930 Jul 04 05:34:26 PM PDT 24 Jul 04 05:34:34 PM PDT 24 2612780614 ps
T358 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.3142604206 Jul 04 05:33:05 PM PDT 24 Jul 04 05:33:57 PM PDT 24 185833222569 ps
T579 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.2787660511 Jul 04 05:33:45 PM PDT 24 Jul 04 05:33:53 PM PDT 24 2462152127 ps
T297 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.1124680405 Jul 04 05:34:40 PM PDT 24 Jul 04 05:36:18 PM PDT 24 35867628825 ps
T580 /workspace/coverage/default/25.sysrst_ctrl_in_out_inverted.3751748532 Jul 04 05:33:37 PM PDT 24 Jul 04 05:33:39 PM PDT 24 2497087228 ps
T364 /workspace/coverage/default/21.sysrst_ctrl_combo_detect.2561589723 Jul 04 05:33:28 PM PDT 24 Jul 04 05:33:52 PM PDT 24 39696223185 ps
T581 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.430848513 Jul 04 05:33:27 PM PDT 24 Jul 04 05:35:33 PM PDT 24 102600924619 ps
T582 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.3871590495 Jul 04 05:32:48 PM PDT 24 Jul 04 05:32:50 PM PDT 24 2245426821 ps
T349 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.3602010316 Jul 04 05:32:56 PM PDT 24 Jul 04 05:33:43 PM PDT 24 144572128466 ps
T583 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.843129815 Jul 04 05:33:04 PM PDT 24 Jul 04 05:33:12 PM PDT 24 2611756377 ps
T584 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.818415604 Jul 04 05:33:25 PM PDT 24 Jul 04 05:33:26 PM PDT 24 5940371043 ps
T585 /workspace/coverage/default/47.sysrst_ctrl_alert_test.2908071253 Jul 04 05:34:36 PM PDT 24 Jul 04 05:34:38 PM PDT 24 2043815028 ps
T586 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.3308859048 Jul 04 05:34:43 PM PDT 24 Jul 04 05:35:53 PM PDT 24 109621702119 ps
T298 /workspace/coverage/default/11.sysrst_ctrl_stress_all_with_rand_reset.699340683 Jul 04 05:33:05 PM PDT 24 Jul 04 05:34:09 PM PDT 24 29938642228 ps
T587 /workspace/coverage/default/49.sysrst_ctrl_edge_detect.765269250 Jul 04 05:34:44 PM PDT 24 Jul 04 05:34:52 PM PDT 24 3116327730 ps
T588 /workspace/coverage/default/33.sysrst_ctrl_auto_blk_key_output.227390802 Jul 04 05:34:02 PM PDT 24 Jul 04 05:36:49 PM PDT 24 278606747108 ps
T589 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.2156041070 Jul 04 05:34:27 PM PDT 24 Jul 04 05:34:33 PM PDT 24 3855239382 ps
T590 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.223713688 Jul 04 05:32:59 PM PDT 24 Jul 04 05:33:07 PM PDT 24 2609171629 ps
T591 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.2664388835 Jul 04 05:34:15 PM PDT 24 Jul 04 05:34:21 PM PDT 24 3741972465 ps
T592 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.4269732563 Jul 04 05:33:32 PM PDT 24 Jul 04 05:34:45 PM PDT 24 28327704446 ps
T329 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.2772615964 Jul 04 05:33:41 PM PDT 24 Jul 04 05:40:14 PM PDT 24 147784543062 ps
T593 /workspace/coverage/default/4.sysrst_ctrl_ultra_low_pwr.2439582234 Jul 04 05:32:49 PM PDT 24 Jul 04 05:32:52 PM PDT 24 6213069848 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%