Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.67 99.48 96.51 100.00 99.36 98.93 99.90 89.49


Total test records in report: 903
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T594 /workspace/coverage/default/30.sysrst_ctrl_edge_detect.2415597972 Jul 04 05:33:59 PM PDT 24 Jul 04 05:34:02 PM PDT 24 2664924207 ps
T595 /workspace/coverage/default/2.sysrst_ctrl_alert_test.2042913397 Jul 04 05:33:00 PM PDT 24 Jul 04 05:33:03 PM PDT 24 2028791068 ps
T596 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.434764302 Jul 04 05:33:05 PM PDT 24 Jul 04 05:33:11 PM PDT 24 2223953659 ps
T72 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.813408511 Jul 04 05:33:53 PM PDT 24 Jul 04 05:39:10 PM PDT 24 116330524364 ps
T597 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.3828380111 Jul 04 05:33:25 PM PDT 24 Jul 04 05:33:33 PM PDT 24 6083439832 ps
T360 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.456316448 Jul 04 05:33:05 PM PDT 24 Jul 04 05:38:12 PM PDT 24 113379889900 ps
T257 /workspace/coverage/default/10.sysrst_ctrl_stress_all.2374729744 Jul 04 05:33:00 PM PDT 24 Jul 04 05:36:57 PM PDT 24 89554082103 ps
T92 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.3657768207 Jul 04 05:33:21 PM PDT 24 Jul 04 05:43:04 PM PDT 24 236932739043 ps
T598 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.4180841828 Jul 04 05:33:46 PM PDT 24 Jul 04 05:33:49 PM PDT 24 2632318153 ps
T599 /workspace/coverage/default/37.sysrst_ctrl_ec_pwr_on_rst.1000204 Jul 04 05:34:21 PM PDT 24 Jul 04 05:34:23 PM PDT 24 3443389837 ps
T600 /workspace/coverage/default/24.sysrst_ctrl_edge_detect.3717003684 Jul 04 05:33:36 PM PDT 24 Jul 04 05:33:38 PM PDT 24 3499405784 ps
T374 /workspace/coverage/default/14.sysrst_ctrl_stress_all_with_rand_reset.1173097529 Jul 04 05:33:11 PM PDT 24 Jul 04 05:36:22 PM PDT 24 139299845027 ps
T601 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.219430110 Jul 04 05:32:50 PM PDT 24 Jul 04 05:32:53 PM PDT 24 2488476348 ps
T602 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.1801212934 Jul 04 05:33:05 PM PDT 24 Jul 04 05:33:07 PM PDT 24 2047889430 ps
T350 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.3120553713 Jul 04 05:34:53 PM PDT 24 Jul 04 05:38:19 PM PDT 24 79742777405 ps
T603 /workspace/coverage/default/32.sysrst_ctrl_alert_test.3785673858 Jul 04 05:33:52 PM PDT 24 Jul 04 05:33:59 PM PDT 24 2013401340 ps
T604 /workspace/coverage/default/39.sysrst_ctrl_ec_pwr_on_rst.1789793738 Jul 04 05:34:25 PM PDT 24 Jul 04 05:34:38 PM PDT 24 4510174122 ps
T605 /workspace/coverage/default/35.sysrst_ctrl_pin_access_test.4161572744 Jul 04 05:34:02 PM PDT 24 Jul 04 05:34:09 PM PDT 24 2179676052 ps
T606 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.2996428730 Jul 04 05:33:04 PM PDT 24 Jul 04 05:33:11 PM PDT 24 2612084883 ps
T607 /workspace/coverage/default/30.sysrst_ctrl_alert_test.2118301143 Jul 04 05:33:54 PM PDT 24 Jul 04 05:34:00 PM PDT 24 2012342706 ps
T608 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.3210543945 Jul 04 05:34:34 PM PDT 24 Jul 04 05:34:44 PM PDT 24 3927163370 ps
T609 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.2679836528 Jul 04 05:33:32 PM PDT 24 Jul 04 05:33:36 PM PDT 24 2184906404 ps
T610 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.3621412121 Jul 04 05:33:32 PM PDT 24 Jul 04 05:33:36 PM PDT 24 2482996297 ps
T611 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.1019969137 Jul 04 05:33:36 PM PDT 24 Jul 04 05:33:37 PM PDT 24 2573745529 ps
T612 /workspace/coverage/default/46.sysrst_ctrl_stress_all.1198054669 Jul 04 05:34:33 PM PDT 24 Jul 04 05:34:54 PM PDT 24 6976446964 ps
T613 /workspace/coverage/default/15.sysrst_ctrl_pin_override_test.3065343395 Jul 04 05:33:03 PM PDT 24 Jul 04 05:33:06 PM PDT 24 2539354922 ps
T614 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.987053384 Jul 04 05:32:38 PM PDT 24 Jul 04 05:33:40 PM PDT 24 25841532602 ps
T615 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.2815112497 Jul 04 05:34:33 PM PDT 24 Jul 04 05:34:41 PM PDT 24 7476299731 ps
T616 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.2951759443 Jul 04 05:32:48 PM PDT 24 Jul 04 05:32:56 PM PDT 24 2508256196 ps
T617 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.672792307 Jul 04 05:33:51 PM PDT 24 Jul 04 05:38:14 PM PDT 24 674919458849 ps
T618 /workspace/coverage/default/45.sysrst_ctrl_stress_all.3821936225 Jul 04 05:34:32 PM PDT 24 Jul 04 05:34:43 PM PDT 24 7931598482 ps
T619 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.2759825077 Jul 04 05:34:01 PM PDT 24 Jul 04 05:34:03 PM PDT 24 2473260314 ps
T620 /workspace/coverage/default/15.sysrst_ctrl_stress_all.2516954673 Jul 04 05:33:12 PM PDT 24 Jul 04 05:33:19 PM PDT 24 11845535549 ps
T176 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.1807127774 Jul 04 05:32:48 PM PDT 24 Jul 04 05:37:25 PM PDT 24 586842700635 ps
T621 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.2948699197 Jul 04 05:33:14 PM PDT 24 Jul 04 05:34:41 PM PDT 24 133293501186 ps
T622 /workspace/coverage/default/20.sysrst_ctrl_smoke.1746425807 Jul 04 05:33:28 PM PDT 24 Jul 04 05:33:32 PM PDT 24 2118002483 ps
T623 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.1794724193 Jul 04 05:32:58 PM PDT 24 Jul 04 05:33:15 PM PDT 24 26112970939 ps
T270 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.790175381 Jul 04 05:32:46 PM PDT 24 Jul 04 05:33:47 PM PDT 24 22013609973 ps
T624 /workspace/coverage/default/6.sysrst_ctrl_pin_access_test.887556905 Jul 04 05:32:48 PM PDT 24 Jul 04 05:32:54 PM PDT 24 2193390391 ps
T625 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.3216584977 Jul 04 05:33:04 PM PDT 24 Jul 04 05:33:06 PM PDT 24 2629403646 ps
T626 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.390018047 Jul 04 05:34:54 PM PDT 24 Jul 04 05:40:24 PM PDT 24 119125247251 ps
T627 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.1155740172 Jul 04 05:32:46 PM PDT 24 Jul 04 05:32:56 PM PDT 24 4149726817 ps
T628 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.2069880839 Jul 04 05:33:40 PM PDT 24 Jul 04 05:33:43 PM PDT 24 2620505687 ps
T629 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.4237646495 Jul 04 05:34:16 PM PDT 24 Jul 04 05:34:23 PM PDT 24 2464738207 ps
T630 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.1180748902 Jul 04 05:34:25 PM PDT 24 Jul 04 05:34:28 PM PDT 24 3005789179 ps
T631 /workspace/coverage/default/0.sysrst_ctrl_alert_test.3528569532 Jul 04 05:32:55 PM PDT 24 Jul 04 05:33:01 PM PDT 24 2009212309 ps
T632 /workspace/coverage/default/10.sysrst_ctrl_alert_test.2038467038 Jul 04 05:33:10 PM PDT 24 Jul 04 05:33:13 PM PDT 24 2026034970 ps
T633 /workspace/coverage/default/10.sysrst_ctrl_smoke.222189145 Jul 04 05:33:08 PM PDT 24 Jul 04 05:33:14 PM PDT 24 2112651869 ps
T634 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.1765048278 Jul 04 05:34:29 PM PDT 24 Jul 04 05:34:35 PM PDT 24 2514926332 ps
T334 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.1862847647 Jul 04 05:34:56 PM PDT 24 Jul 04 05:35:04 PM PDT 24 48225412565 ps
T635 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.769320559 Jul 04 05:33:47 PM PDT 24 Jul 04 05:34:13 PM PDT 24 39126776171 ps
T332 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.3044006904 Jul 04 05:34:28 PM PDT 24 Jul 04 05:34:36 PM PDT 24 58374251121 ps
T636 /workspace/coverage/default/43.sysrst_ctrl_alert_test.1366254784 Jul 04 05:34:28 PM PDT 24 Jul 04 05:34:31 PM PDT 24 2017575515 ps
T637 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.2494328160 Jul 04 05:34:22 PM PDT 24 Jul 04 05:34:26 PM PDT 24 2515132637 ps
T638 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.3547762805 Jul 04 05:34:29 PM PDT 24 Jul 04 05:34:40 PM PDT 24 3737484420 ps
T639 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.1464880503 Jul 04 05:33:23 PM PDT 24 Jul 04 05:33:27 PM PDT 24 2516405341 ps
T640 /workspace/coverage/default/87.sysrst_ctrl_combo_detect_with_pre_cond.1439635400 Jul 04 05:34:54 PM PDT 24 Jul 04 05:35:12 PM PDT 24 27100210740 ps
T203 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.3713105636 Jul 04 05:33:45 PM PDT 24 Jul 04 05:34:20 PM PDT 24 56766886717 ps
T641 /workspace/coverage/default/29.sysrst_ctrl_stress_all.1396915706 Jul 04 05:33:48 PM PDT 24 Jul 04 05:33:55 PM PDT 24 13399211306 ps
T306 /workspace/coverage/default/16.sysrst_ctrl_stress_all_with_rand_reset.3987134959 Jul 04 05:33:18 PM PDT 24 Jul 04 05:35:50 PM PDT 24 62544076890 ps
T642 /workspace/coverage/default/21.sysrst_ctrl_alert_test.1503255198 Jul 04 05:33:29 PM PDT 24 Jul 04 05:33:31 PM PDT 24 2060836658 ps
T138 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.3750973918 Jul 04 05:33:40 PM PDT 24 Jul 04 05:33:42 PM PDT 24 3242885690 ps
T643 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.3127890842 Jul 04 05:33:54 PM PDT 24 Jul 04 05:34:02 PM PDT 24 2457891850 ps
T330 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.587811189 Jul 04 05:32:40 PM PDT 24 Jul 04 05:33:30 PM PDT 24 96909754603 ps
T644 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.1113634664 Jul 04 05:34:23 PM PDT 24 Jul 04 05:34:33 PM PDT 24 3366020937 ps
T645 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.1089208574 Jul 04 05:34:07 PM PDT 24 Jul 04 05:34:12 PM PDT 24 3309899627 ps
T646 /workspace/coverage/default/7.sysrst_ctrl_alert_test.2090417176 Jul 04 05:32:47 PM PDT 24 Jul 04 05:32:53 PM PDT 24 2012543614 ps
T647 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.3839115097 Jul 04 05:32:53 PM PDT 24 Jul 04 05:32:56 PM PDT 24 2624958601 ps
T648 /workspace/coverage/default/30.sysrst_ctrl_stress_all.3151489320 Jul 04 05:33:52 PM PDT 24 Jul 04 05:34:10 PM PDT 24 6704604143 ps
T649 /workspace/coverage/default/23.sysrst_ctrl_pin_override_test.3347547736 Jul 04 05:33:35 PM PDT 24 Jul 04 05:33:37 PM PDT 24 2549243609 ps
T650 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.4038035954 Jul 04 05:32:58 PM PDT 24 Jul 04 05:33:08 PM PDT 24 4771429123 ps
T651 /workspace/coverage/default/46.sysrst_ctrl_alert_test.3775524413 Jul 04 05:34:34 PM PDT 24 Jul 04 05:34:41 PM PDT 24 2015478713 ps
T652 /workspace/coverage/default/40.sysrst_ctrl_smoke.3726108326 Jul 04 05:34:16 PM PDT 24 Jul 04 05:34:22 PM PDT 24 2112484659 ps
T344 /workspace/coverage/default/52.sysrst_ctrl_combo_detect_with_pre_cond.325568858 Jul 04 05:34:47 PM PDT 24 Jul 04 05:35:46 PM PDT 24 93416804421 ps
T236 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.1588680893 Jul 04 05:34:02 PM PDT 24 Jul 04 05:34:15 PM PDT 24 6092289648 ps
T653 /workspace/coverage/default/26.sysrst_ctrl_stress_all.2279505180 Jul 04 05:33:45 PM PDT 24 Jul 04 05:33:51 PM PDT 24 8953806223 ps
T654 /workspace/coverage/default/48.sysrst_ctrl_stress_all.948911338 Jul 04 05:34:42 PM PDT 24 Jul 04 05:34:50 PM PDT 24 11068315445 ps
T655 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.683393541 Jul 04 05:33:45 PM PDT 24 Jul 04 05:33:48 PM PDT 24 2631690788 ps
T656 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.3237252966 Jul 04 05:33:51 PM PDT 24 Jul 04 05:35:21 PM PDT 24 138783813138 ps
T139 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.2973325028 Jul 04 05:33:22 PM PDT 24 Jul 04 05:33:23 PM PDT 24 5020041274 ps
T657 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.2747855527 Jul 04 05:34:02 PM PDT 24 Jul 04 05:34:10 PM PDT 24 3089657228 ps
T658 /workspace/coverage/default/46.sysrst_ctrl_ec_pwr_on_rst.4175644942 Jul 04 05:34:34 PM PDT 24 Jul 04 05:34:42 PM PDT 24 2604359953 ps
T659 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.3861602939 Jul 04 05:33:49 PM PDT 24 Jul 04 05:33:55 PM PDT 24 2047426861 ps
T660 /workspace/coverage/default/8.sysrst_ctrl_stress_all_with_rand_reset.1246455551 Jul 04 05:33:00 PM PDT 24 Jul 04 05:33:15 PM PDT 24 35965133584 ps
T661 /workspace/coverage/default/36.sysrst_ctrl_stress_all.2577898218 Jul 04 05:34:23 PM PDT 24 Jul 04 05:34:42 PM PDT 24 9907432424 ps
T662 /workspace/coverage/default/49.sysrst_ctrl_alert_test.2433003057 Jul 04 05:34:41 PM PDT 24 Jul 04 05:34:43 PM PDT 24 2026318325 ps
T663 /workspace/coverage/default/39.sysrst_ctrl_stress_all_with_rand_reset.783548210 Jul 04 05:34:27 PM PDT 24 Jul 04 05:35:54 PM PDT 24 34576331005 ps
T373 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.3761158119 Jul 04 05:33:00 PM PDT 24 Jul 04 05:34:26 PM PDT 24 195025514779 ps
T664 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.2875614338 Jul 04 05:33:29 PM PDT 24 Jul 04 05:33:36 PM PDT 24 2512166722 ps
T665 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.3020496976 Jul 04 05:33:59 PM PDT 24 Jul 04 05:34:07 PM PDT 24 3448212590 ps
T666 /workspace/coverage/default/6.sysrst_ctrl_stress_all.2021580037 Jul 04 05:32:56 PM PDT 24 Jul 04 05:33:08 PM PDT 24 14150464109 ps
T667 /workspace/coverage/default/40.sysrst_ctrl_alert_test.3249748015 Jul 04 05:34:25 PM PDT 24 Jul 04 05:34:31 PM PDT 24 2013916038 ps
T668 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.746708797 Jul 04 05:34:17 PM PDT 24 Jul 04 05:34:20 PM PDT 24 2128736833 ps
T669 /workspace/coverage/default/25.sysrst_ctrl_pin_access_test.3650728420 Jul 04 05:33:41 PM PDT 24 Jul 04 05:33:43 PM PDT 24 2268771792 ps
T670 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.1246157542 Jul 04 05:34:34 PM PDT 24 Jul 04 05:34:45 PM PDT 24 3741084415 ps
T331 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.4135272315 Jul 04 05:34:48 PM PDT 24 Jul 04 05:35:46 PM PDT 24 59413605063 ps
T671 /workspace/coverage/default/41.sysrst_ctrl_stress_all.3116239769 Jul 04 05:34:22 PM PDT 24 Jul 04 05:34:29 PM PDT 24 9299099854 ps
T338 /workspace/coverage/default/63.sysrst_ctrl_combo_detect_with_pre_cond.2731697342 Jul 04 05:34:49 PM PDT 24 Jul 04 05:37:33 PM PDT 24 116808657906 ps
T672 /workspace/coverage/default/18.sysrst_ctrl_smoke.3488140664 Jul 04 05:33:24 PM PDT 24 Jul 04 05:33:27 PM PDT 24 2120760091 ps
T673 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.2491310037 Jul 04 05:32:45 PM PDT 24 Jul 04 05:32:51 PM PDT 24 2187570814 ps
T674 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.2538278262 Jul 04 05:34:28 PM PDT 24 Jul 04 05:34:30 PM PDT 24 2600900906 ps
T675 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.2124554160 Jul 04 05:32:42 PM PDT 24 Jul 04 05:32:45 PM PDT 24 3949509011 ps
T184 /workspace/coverage/default/42.sysrst_ctrl_stress_all.4283080771 Jul 04 05:34:33 PM PDT 24 Jul 04 05:35:10 PM PDT 24 93912384378 ps
T676 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.447351635 Jul 04 05:32:44 PM PDT 24 Jul 04 05:32:48 PM PDT 24 2153802289 ps
T677 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.306472979 Jul 04 05:32:42 PM PDT 24 Jul 04 05:32:44 PM PDT 24 2630878286 ps
T678 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.1438399671 Jul 04 05:33:05 PM PDT 24 Jul 04 05:33:13 PM PDT 24 2467322150 ps
T69 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.3431860423 Jul 04 05:34:48 PM PDT 24 Jul 04 05:38:46 PM PDT 24 97672683169 ps
T679 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.2119001993 Jul 04 05:32:57 PM PDT 24 Jul 04 05:33:56 PM PDT 24 157832223253 ps
T680 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.4056455313 Jul 04 05:33:29 PM PDT 24 Jul 04 05:33:30 PM PDT 24 2955437435 ps
T681 /workspace/coverage/default/27.sysrst_ctrl_in_out_inverted.4149450572 Jul 04 05:33:44 PM PDT 24 Jul 04 05:33:46 PM PDT 24 2464734483 ps
T682 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.1762166526 Jul 04 05:34:55 PM PDT 24 Jul 04 05:35:42 PM PDT 24 50332583096 ps
T683 /workspace/coverage/default/31.sysrst_ctrl_alert_test.185881762 Jul 04 05:33:54 PM PDT 24 Jul 04 05:33:56 PM PDT 24 2046316186 ps
T684 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.1126767865 Jul 04 05:33:39 PM PDT 24 Jul 04 05:33:42 PM PDT 24 2474247234 ps
T192 /workspace/coverage/default/40.sysrst_ctrl_stress_all_with_rand_reset.879362114 Jul 04 05:34:21 PM PDT 24 Jul 04 05:37:27 PM PDT 24 1013638259110 ps
T685 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.1322816829 Jul 04 05:33:08 PM PDT 24 Jul 04 05:33:10 PM PDT 24 2192708458 ps
T686 /workspace/coverage/default/4.sysrst_ctrl_alert_test.2765033824 Jul 04 05:33:07 PM PDT 24 Jul 04 05:33:10 PM PDT 24 2022480750 ps
T687 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.881864265 Jul 04 05:32:54 PM PDT 24 Jul 04 05:33:01 PM PDT 24 2612548637 ps
T688 /workspace/coverage/default/3.sysrst_ctrl_smoke.941837730 Jul 04 05:32:44 PM PDT 24 Jul 04 05:32:46 PM PDT 24 2161895266 ps
T689 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.3761866718 Jul 04 05:34:39 PM PDT 24 Jul 04 05:37:11 PM PDT 24 61528891071 ps
T690 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.644503964 Jul 04 05:33:16 PM PDT 24 Jul 04 05:33:23 PM PDT 24 24641765427 ps
T691 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.1588535596 Jul 04 05:32:48 PM PDT 24 Jul 04 05:32:56 PM PDT 24 2513649713 ps
T692 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.2794335063 Jul 04 05:32:51 PM PDT 24 Jul 04 05:32:54 PM PDT 24 3500462307 ps
T328 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.3018448420 Jul 04 05:33:00 PM PDT 24 Jul 04 05:34:36 PM PDT 24 75339687532 ps
T693 /workspace/coverage/default/39.sysrst_ctrl_alert_test.1781961011 Jul 04 05:34:30 PM PDT 24 Jul 04 05:34:33 PM PDT 24 2018097839 ps
T694 /workspace/coverage/default/19.sysrst_ctrl_in_out_inverted.852412935 Jul 04 05:33:23 PM PDT 24 Jul 04 05:33:26 PM PDT 24 2484249391 ps
T695 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.411714638 Jul 04 05:33:34 PM PDT 24 Jul 04 05:34:23 PM PDT 24 40622916851 ps
T696 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.4160800745 Jul 04 05:34:21 PM PDT 24 Jul 04 05:34:41 PM PDT 24 72434960933 ps
T697 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.68281477 Jul 04 05:32:59 PM PDT 24 Jul 04 05:33:01 PM PDT 24 2429951347 ps
T698 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.2213440417 Jul 04 05:34:50 PM PDT 24 Jul 04 05:35:41 PM PDT 24 19830481748 ps
T699 /workspace/coverage/default/43.sysrst_ctrl_pin_override_test.3160399351 Jul 04 05:34:26 PM PDT 24 Jul 04 05:34:27 PM PDT 24 2734970455 ps
T700 /workspace/coverage/default/21.sysrst_ctrl_flash_wr_prot_out.2745717338 Jul 04 05:33:33 PM PDT 24 Jul 04 05:33:38 PM PDT 24 2613533484 ps
T322 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.2491596873 Jul 04 05:32:45 PM PDT 24 Jul 04 05:33:51 PM PDT 24 96334952267 ps
T701 /workspace/coverage/default/7.sysrst_ctrl_combo_detect_with_pre_cond.3417449652 Jul 04 05:33:10 PM PDT 24 Jul 04 05:33:40 PM PDT 24 45666252482 ps
T352 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.527378739 Jul 04 05:34:35 PM PDT 24 Jul 04 05:37:01 PM PDT 24 61663576596 ps
T702 /workspace/coverage/default/14.sysrst_ctrl_stress_all.2433833608 Jul 04 05:33:16 PM PDT 24 Jul 04 05:33:43 PM PDT 24 10760122074 ps
T703 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.3645555662 Jul 04 05:34:26 PM PDT 24 Jul 04 05:34:58 PM PDT 24 65328349905 ps
T704 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.1913616082 Jul 04 05:34:21 PM PDT 24 Jul 04 05:34:23 PM PDT 24 2479308841 ps
T705 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.2316770422 Jul 04 05:33:39 PM PDT 24 Jul 04 05:34:19 PM PDT 24 17349944148 ps
T339 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.2583374643 Jul 04 05:33:56 PM PDT 24 Jul 04 05:36:49 PM PDT 24 71074563951 ps
T706 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.1065012112 Jul 04 05:32:45 PM PDT 24 Jul 04 05:32:52 PM PDT 24 2465260778 ps
T707 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.1350364497 Jul 04 05:34:40 PM PDT 24 Jul 04 05:35:34 PM PDT 24 89377255194 ps
T708 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.3882158565 Jul 04 05:33:38 PM PDT 24 Jul 04 05:33:45 PM PDT 24 2514337599 ps
T150 /workspace/coverage/default/28.sysrst_ctrl_edge_detect.1734688900 Jul 04 05:33:51 PM PDT 24 Jul 04 05:34:01 PM PDT 24 4193878845 ps
T709 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.3208312366 Jul 04 05:33:29 PM PDT 24 Jul 04 05:33:39 PM PDT 24 3637637568 ps
T710 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.30709710 Jul 04 05:33:50 PM PDT 24 Jul 04 05:33:54 PM PDT 24 2539738570 ps
T711 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.2155955757 Jul 04 05:34:36 PM PDT 24 Jul 04 05:34:39 PM PDT 24 3102666818 ps
T285 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.239064020 Jul 04 05:33:00 PM PDT 24 Jul 04 05:33:11 PM PDT 24 42442144170 ps
T286 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.493091884 Jul 04 05:32:43 PM PDT 24 Jul 04 05:34:07 PM PDT 24 42012176037 ps
T712 /workspace/coverage/default/44.sysrst_ctrl_in_out_inverted.976526694 Jul 04 05:34:26 PM PDT 24 Jul 04 05:34:33 PM PDT 24 2484644996 ps
T131 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.1828729664 Jul 04 05:34:20 PM PDT 24 Jul 04 05:34:22 PM PDT 24 3189479564 ps
T713 /workspace/coverage/default/0.sysrst_ctrl_smoke.636082257 Jul 04 05:32:48 PM PDT 24 Jul 04 05:32:57 PM PDT 24 2119844676 ps
T714 /workspace/coverage/default/27.sysrst_ctrl_auto_blk_key_output.2926073055 Jul 04 05:33:46 PM PDT 24 Jul 04 05:33:52 PM PDT 24 3961228499 ps
T715 /workspace/coverage/default/14.sysrst_ctrl_pin_override_test.3151491551 Jul 04 05:33:04 PM PDT 24 Jul 04 05:33:11 PM PDT 24 2513021132 ps
T716 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.424128520 Jul 04 05:33:00 PM PDT 24 Jul 04 05:33:04 PM PDT 24 2226465578 ps
T717 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.2728246423 Jul 04 05:34:02 PM PDT 24 Jul 04 05:34:07 PM PDT 24 5893756530 ps
T68 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.1773233908 Jul 04 05:32:37 PM PDT 24 Jul 04 05:32:59 PM PDT 24 33092199132 ps
T718 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.1997557030 Jul 04 05:33:02 PM PDT 24 Jul 04 05:33:09 PM PDT 24 2740277883 ps
T719 /workspace/coverage/default/22.sysrst_ctrl_auto_blk_key_output.2214878615 Jul 04 05:33:36 PM PDT 24 Jul 04 05:33:46 PM PDT 24 3699820708 ps
T258 /workspace/coverage/default/25.sysrst_ctrl_combo_detect.1991612721 Jul 04 05:33:37 PM PDT 24 Jul 04 05:37:30 PM PDT 24 86012455149 ps
T720 /workspace/coverage/default/5.sysrst_ctrl_alert_test.3835761970 Jul 04 05:32:55 PM PDT 24 Jul 04 05:32:59 PM PDT 24 2022398251 ps
T721 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.3733074175 Jul 04 05:32:46 PM PDT 24 Jul 04 05:32:50 PM PDT 24 5008254847 ps
T722 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.426901354 Jul 04 05:32:50 PM PDT 24 Jul 04 05:32:54 PM PDT 24 2453730617 ps
T723 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.4004924547 Jul 04 05:33:21 PM PDT 24 Jul 04 05:33:23 PM PDT 24 2537702099 ps
T724 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.4167068637 Jul 04 05:34:16 PM PDT 24 Jul 04 05:34:26 PM PDT 24 3403632745 ps
T725 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.3734224271 Jul 04 05:33:51 PM PDT 24 Jul 04 05:33:53 PM PDT 24 2224550419 ps
T726 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.3427160581 Jul 04 05:32:38 PM PDT 24 Jul 04 05:32:40 PM PDT 24 2256866398 ps
T727 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.3474910759 Jul 04 05:34:48 PM PDT 24 Jul 04 05:39:40 PM PDT 24 119648756558 ps
T728 /workspace/coverage/default/40.sysrst_ctrl_in_out_inverted.2714216727 Jul 04 05:34:22 PM PDT 24 Jul 04 05:34:30 PM PDT 24 2441524333 ps
T729 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.2941263158 Jul 04 05:34:21 PM PDT 24 Jul 04 05:34:23 PM PDT 24 2079420652 ps
T201 /workspace/coverage/default/7.sysrst_ctrl_stress_all.1739417265 Jul 04 05:32:54 PM PDT 24 Jul 04 05:33:04 PM PDT 24 16015867143 ps
T730 /workspace/coverage/default/24.sysrst_ctrl_alert_test.3065828623 Jul 04 05:33:41 PM PDT 24 Jul 04 05:33:45 PM PDT 24 2017825363 ps
T731 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.3258554394 Jul 04 05:33:09 PM PDT 24 Jul 04 05:33:54 PM PDT 24 69742687141 ps
T363 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.3917020786 Jul 04 05:32:48 PM PDT 24 Jul 04 05:33:58 PM PDT 24 102728404085 ps
T732 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.3732068414 Jul 04 05:34:06 PM PDT 24 Jul 04 05:34:12 PM PDT 24 2113499679 ps
T733 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.2727467749 Jul 04 05:33:51 PM PDT 24 Jul 04 05:33:53 PM PDT 24 2634073360 ps
T734 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.2248373891 Jul 04 05:34:20 PM PDT 24 Jul 04 05:34:27 PM PDT 24 2504720954 ps
T354 /workspace/coverage/default/89.sysrst_ctrl_combo_detect_with_pre_cond.1458991888 Jul 04 05:34:56 PM PDT 24 Jul 04 05:35:40 PM PDT 24 168517159881 ps
T735 /workspace/coverage/default/26.sysrst_ctrl_pin_access_test.3532947070 Jul 04 05:33:37 PM PDT 24 Jul 04 05:33:42 PM PDT 24 2022320868 ps
T736 /workspace/coverage/default/15.sysrst_ctrl_in_out_inverted.2875171308 Jul 04 05:33:06 PM PDT 24 Jul 04 05:33:09 PM PDT 24 2475534336 ps
T737 /workspace/coverage/default/37.sysrst_ctrl_smoke.17802559 Jul 04 05:34:22 PM PDT 24 Jul 04 05:34:24 PM PDT 24 2139931094 ps
T738 /workspace/coverage/default/1.sysrst_ctrl_alert_test.489871160 Jul 04 05:32:55 PM PDT 24 Jul 04 05:32:59 PM PDT 24 2025306664 ps
T739 /workspace/coverage/default/25.sysrst_ctrl_stress_all.982605940 Jul 04 05:33:40 PM PDT 24 Jul 04 05:33:46 PM PDT 24 12391412487 ps
T740 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.1721006308 Jul 04 05:32:39 PM PDT 24 Jul 04 05:32:46 PM PDT 24 3050785761 ps
T741 /workspace/coverage/default/5.sysrst_ctrl_combo_detect.117454908 Jul 04 05:33:05 PM PDT 24 Jul 04 05:33:50 PM PDT 24 61419392987 ps
T742 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.2632033283 Jul 04 05:34:37 PM PDT 24 Jul 04 05:34:58 PM PDT 24 27351119814 ps
T743 /workspace/coverage/default/0.sysrst_ctrl_edge_detect.3445548886 Jul 04 05:33:02 PM PDT 24 Jul 04 05:33:04 PM PDT 24 2495882712 ps
T744 /workspace/coverage/default/37.sysrst_ctrl_alert_test.3692348044 Jul 04 05:34:21 PM PDT 24 Jul 04 05:34:27 PM PDT 24 2012889119 ps
T745 /workspace/coverage/default/30.sysrst_ctrl_stress_all_with_rand_reset.1992799231 Jul 04 05:33:54 PM PDT 24 Jul 04 05:35:42 PM PDT 24 45250986750 ps
T746 /workspace/coverage/default/41.sysrst_ctrl_stress_all_with_rand_reset.2197317712 Jul 04 05:34:22 PM PDT 24 Jul 04 05:35:23 PM PDT 24 23530059618 ps
T747 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.1081814742 Jul 04 05:34:36 PM PDT 24 Jul 04 05:34:37 PM PDT 24 2555160166 ps
T748 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.4095820826 Jul 04 05:34:57 PM PDT 24 Jul 04 05:37:23 PM PDT 24 53532087087 ps
T749 /workspace/coverage/default/18.sysrst_ctrl_stress_all.2511564630 Jul 04 05:33:27 PM PDT 24 Jul 04 05:34:10 PM PDT 24 15635169702 ps
T750 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.2018992366 Jul 04 05:34:34 PM PDT 24 Jul 04 05:34:38 PM PDT 24 3766025738 ps
T751 /workspace/coverage/default/30.sysrst_ctrl_smoke.1844513147 Jul 04 05:33:52 PM PDT 24 Jul 04 05:33:59 PM PDT 24 2110437664 ps
T752 /workspace/coverage/default/25.sysrst_ctrl_alert_test.3352690079 Jul 04 05:33:37 PM PDT 24 Jul 04 05:33:39 PM PDT 24 2078053200 ps
T753 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.1153272134 Jul 04 05:32:41 PM PDT 24 Jul 04 05:32:48 PM PDT 24 2611450803 ps
T754 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.3413475497 Jul 04 05:34:22 PM PDT 24 Jul 04 05:34:25 PM PDT 24 6177806454 ps
T323 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.2220727135 Jul 04 05:34:36 PM PDT 24 Jul 04 05:36:58 PM PDT 24 56758196546 ps
T755 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.3248341411 Jul 04 05:33:35 PM PDT 24 Jul 04 05:33:41 PM PDT 24 3342263440 ps
T756 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.451681369 Jul 04 05:33:49 PM PDT 24 Jul 04 05:33:52 PM PDT 24 3534698047 ps
T155 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.2050300980 Jul 04 05:33:45 PM PDT 24 Jul 04 05:33:47 PM PDT 24 4395253433 ps
T757 /workspace/coverage/default/43.sysrst_ctrl_stress_all.2279316605 Jul 04 05:34:31 PM PDT 24 Jul 04 05:38:52 PM PDT 24 102801321783 ps
T758 /workspace/coverage/default/29.sysrst_ctrl_smoke.2888082449 Jul 04 05:33:45 PM PDT 24 Jul 04 05:33:52 PM PDT 24 2113797921 ps
T371 /workspace/coverage/default/70.sysrst_ctrl_combo_detect_with_pre_cond.4180168073 Jul 04 05:34:48 PM PDT 24 Jul 04 05:40:09 PM PDT 24 120544303912 ps
T759 /workspace/coverage/default/20.sysrst_ctrl_alert_test.1178984151 Jul 04 05:33:28 PM PDT 24 Jul 04 05:33:34 PM PDT 24 2011292878 ps
T760 /workspace/coverage/default/27.sysrst_ctrl_alert_test.1284809779 Jul 04 05:33:46 PM PDT 24 Jul 04 05:33:48 PM PDT 24 2074048194 ps
T761 /workspace/coverage/default/33.sysrst_ctrl_alert_test.2247992548 Jul 04 05:34:07 PM PDT 24 Jul 04 05:34:09 PM PDT 24 2038817353 ps
T762 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.1869482854 Jul 04 05:34:14 PM PDT 24 Jul 04 05:34:17 PM PDT 24 2698234721 ps
T763 /workspace/coverage/default/92.sysrst_ctrl_combo_detect_with_pre_cond.3531931681 Jul 04 05:34:55 PM PDT 24 Jul 04 05:35:12 PM PDT 24 25356794311 ps
T764 /workspace/coverage/default/1.sysrst_ctrl_stress_all.2116075962 Jul 04 05:32:54 PM PDT 24 Jul 04 05:32:57 PM PDT 24 13571712424 ps
T121 /workspace/coverage/default/20.sysrst_ctrl_ultra_low_pwr.3219395466 Jul 04 05:33:22 PM PDT 24 Jul 04 05:33:25 PM PDT 24 9484748286 ps
T765 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.559479252 Jul 04 05:34:26 PM PDT 24 Jul 04 05:40:51 PM PDT 24 152547434578 ps
T154 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.2349792262 Jul 04 05:32:59 PM PDT 24 Jul 04 05:33:06 PM PDT 24 3817218989 ps
T157 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.2093414406 Jul 04 05:32:52 PM PDT 24 Jul 04 05:32:57 PM PDT 24 3400369726 ps
T158 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.798798514 Jul 04 05:34:16 PM PDT 24 Jul 04 05:35:23 PM PDT 24 25235704330 ps
T159 /workspace/coverage/default/35.sysrst_ctrl_stress_all.555050956 Jul 04 05:34:26 PM PDT 24 Jul 04 05:39:39 PM PDT 24 120302704554 ps
T160 /workspace/coverage/default/31.sysrst_ctrl_combo_detect_with_pre_cond.3389104096 Jul 04 05:33:59 PM PDT 24 Jul 04 05:35:19 PM PDT 24 32279578004 ps
T161 /workspace/coverage/default/41.sysrst_ctrl_edge_detect.2276490787 Jul 04 05:34:24 PM PDT 24 Jul 04 05:34:27 PM PDT 24 3628414855 ps
T162 /workspace/coverage/default/26.sysrst_ctrl_smoke.16587446 Jul 04 05:33:38 PM PDT 24 Jul 04 05:33:40 PM PDT 24 2178453740 ps
T163 /workspace/coverage/default/48.sysrst_ctrl_edge_detect.4206406603 Jul 04 05:34:42 PM PDT 24 Jul 04 05:34:47 PM PDT 24 3219459622 ps
T164 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.475522174 Jul 04 05:33:46 PM PDT 24 Jul 04 05:34:54 PM PDT 24 55689546428 ps
T165 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.3010880904 Jul 04 05:33:20 PM PDT 24 Jul 04 05:33:24 PM PDT 24 2617783621 ps
T766 /workspace/coverage/default/45.sysrst_ctrl_smoke.1364735077 Jul 04 05:34:30 PM PDT 24 Jul 04 05:34:37 PM PDT 24 2111936345 ps
T767 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.3770364414 Jul 04 05:34:02 PM PDT 24 Jul 04 05:34:22 PM PDT 24 27596879042 ps
T768 /workspace/coverage/default/33.sysrst_ctrl_smoke.1608289496 Jul 04 05:33:57 PM PDT 24 Jul 04 05:34:01 PM PDT 24 2121559501 ps
T769 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.4245025512 Jul 04 05:34:41 PM PDT 24 Jul 04 05:34:48 PM PDT 24 2609942848 ps
T770 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.792094483 Jul 04 05:32:39 PM PDT 24 Jul 04 05:32:47 PM PDT 24 2516510386 ps
T771 /workspace/coverage/default/43.sysrst_ctrl_flash_wr_prot_out.4096061347 Jul 04 05:34:28 PM PDT 24 Jul 04 05:34:35 PM PDT 24 2610926112 ps
T772 /workspace/coverage/default/29.sysrst_ctrl_alert_test.2424227944 Jul 04 05:33:46 PM PDT 24 Jul 04 05:33:47 PM PDT 24 2072924487 ps
T773 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.3380435341 Jul 04 05:33:04 PM PDT 24 Jul 04 05:33:10 PM PDT 24 2614260472 ps
T774 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.789307881 Jul 04 05:32:59 PM PDT 24 Jul 04 05:33:13 PM PDT 24 4938569621 ps
T775 /workspace/coverage/default/36.sysrst_ctrl_ec_pwr_on_rst.435148150 Jul 04 05:34:22 PM PDT 24 Jul 04 05:34:34 PM PDT 24 3697192236 ps
T776 /workspace/coverage/default/14.sysrst_ctrl_combo_detect.1052144297 Jul 04 05:33:05 PM PDT 24 Jul 04 05:34:22 PM PDT 24 114019733242 ps
T372 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.822181766 Jul 04 05:33:22 PM PDT 24 Jul 04 05:36:39 PM PDT 24 168753132446 ps
T777 /workspace/coverage/default/43.sysrst_ctrl_smoke.2340952695 Jul 04 05:34:26 PM PDT 24 Jul 04 05:34:33 PM PDT 24 2108883200 ps
T778 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.1030912912 Jul 04 05:33:03 PM PDT 24 Jul 04 05:33:07 PM PDT 24 4002897184 ps
T779 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.346824664 Jul 04 05:32:39 PM PDT 24 Jul 04 05:32:47 PM PDT 24 11611208722 ps
T780 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.83049843 Jul 04 05:33:06 PM PDT 24 Jul 04 05:33:11 PM PDT 24 10336702301 ps
T27 /workspace/coverage/cover_reg_top/0.sysrst_ctrl_tl_intg_err.2490930080 Jul 04 06:19:46 PM PDT 24 Jul 04 06:20:44 PM PDT 24 42624848855 ps
T23 /workspace/coverage/cover_reg_top/5.sysrst_ctrl_same_csr_outstanding.2196099465 Jul 04 06:19:51 PM PDT 24 Jul 04 06:19:57 PM PDT 24 5257598639 ps
T28 /workspace/coverage/cover_reg_top/3.sysrst_ctrl_csr_hw_reset.3872869565 Jul 04 06:19:51 PM PDT 24 Jul 04 06:19:54 PM PDT 24 4029546303 ps
T273 /workspace/coverage/cover_reg_top/15.sysrst_ctrl_csr_rw.4214402181 Jul 04 06:20:07 PM PDT 24 Jul 04 06:20:11 PM PDT 24 2038281037 ps
T52 /workspace/coverage/cover_reg_top/17.sysrst_ctrl_csr_rw.2233256493 Jul 04 06:20:10 PM PDT 24 Jul 04 06:20:16 PM PDT 24 2033963027 ps
T20 /workspace/coverage/cover_reg_top/15.sysrst_ctrl_same_csr_outstanding.3579683369 Jul 04 06:20:05 PM PDT 24 Jul 04 06:20:09 PM PDT 24 9730952783 ps
T307 /workspace/coverage/cover_reg_top/8.sysrst_ctrl_csr_rw.3960039943 Jul 04 06:19:59 PM PDT 24 Jul 04 06:20:04 PM PDT 24 2031834430 ps
T265 /workspace/coverage/cover_reg_top/13.sysrst_ctrl_tl_intg_err.2676796574 Jul 04 06:20:08 PM PDT 24 Jul 04 06:22:01 PM PDT 24 42437270521 ps
T272 /workspace/coverage/cover_reg_top/18.sysrst_ctrl_csr_mem_rw_with_rand_reset.903321091 Jul 04 06:20:14 PM PDT 24 Jul 04 06:20:18 PM PDT 24 2140386650 ps
T266 /workspace/coverage/cover_reg_top/16.sysrst_ctrl_tl_intg_err.4109526734 Jul 04 06:20:07 PM PDT 24 Jul 04 06:22:00 PM PDT 24 42466859935 ps
T21 /workspace/coverage/cover_reg_top/11.sysrst_ctrl_same_csr_outstanding.946092141 Jul 04 06:20:06 PM PDT 24 Jul 04 06:20:21 PM PDT 24 7322086992 ps
T267 /workspace/coverage/cover_reg_top/11.sysrst_ctrl_tl_errors.1821886278 Jul 04 06:20:11 PM PDT 24 Jul 04 06:20:15 PM PDT 24 2152785612 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%