Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.35 96.43 100.00 97.44 98.78 99.61 94.03


Total test records in report: 915
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T319 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.1130958538 Jul 10 06:22:19 PM PDT 24 Jul 10 06:25:46 PM PDT 24 167715145139 ps
T618 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.867783390 Jul 10 06:22:10 PM PDT 24 Jul 10 06:22:13 PM PDT 24 2634247533 ps
T287 /workspace/coverage/default/35.sysrst_ctrl_stress_all_with_rand_reset.3306930014 Jul 10 06:23:29 PM PDT 24 Jul 10 06:25:05 PM PDT 24 40389392674 ps
T233 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.4009121197 Jul 10 06:24:15 PM PDT 24 Jul 10 06:24:39 PM PDT 24 20345473912 ps
T329 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.2736503312 Jul 10 06:24:22 PM PDT 24 Jul 10 06:31:13 PM PDT 24 153989247380 ps
T327 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.3056760233 Jul 10 06:24:20 PM PDT 24 Jul 10 06:25:04 PM PDT 24 57181009709 ps
T109 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.2785531473 Jul 10 06:24:10 PM PDT 24 Jul 10 06:31:55 PM PDT 24 187095018315 ps
T619 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.2654363070 Jul 10 06:23:23 PM PDT 24 Jul 10 06:23:27 PM PDT 24 2467862924 ps
T620 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.4276992022 Jul 10 06:22:22 PM PDT 24 Jul 10 06:23:05 PM PDT 24 16953719742 ps
T621 /workspace/coverage/default/1.sysrst_ctrl_stress_all.56646009 Jul 10 06:20:34 PM PDT 24 Jul 10 06:21:23 PM PDT 24 36092561014 ps
T262 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.2908710245 Jul 10 06:22:36 PM PDT 24 Jul 10 06:24:53 PM PDT 24 233793577725 ps
T622 /workspace/coverage/default/15.sysrst_ctrl_pin_override_test.4050187729 Jul 10 06:22:07 PM PDT 24 Jul 10 06:22:10 PM PDT 24 2525259640 ps
T623 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.2361883044 Jul 10 06:22:49 PM PDT 24 Jul 10 06:22:52 PM PDT 24 2661458818 ps
T144 /workspace/coverage/default/4.sysrst_ctrl_ultra_low_pwr.2948321867 Jul 10 06:21:05 PM PDT 24 Jul 10 06:22:19 PM PDT 24 1375960289720 ps
T182 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.1869108075 Jul 10 06:24:04 PM PDT 24 Jul 10 06:24:10 PM PDT 24 3997440361 ps
T184 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.4258773006 Jul 10 06:22:37 PM PDT 24 Jul 10 06:22:44 PM PDT 24 2511101618 ps
T185 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.3838605024 Jul 10 06:22:42 PM PDT 24 Jul 10 06:22:44 PM PDT 24 3886351655 ps
T186 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.163987446 Jul 10 06:24:07 PM PDT 24 Jul 10 06:24:14 PM PDT 24 2631436898 ps
T187 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.2666451751 Jul 10 06:21:23 PM PDT 24 Jul 10 06:21:26 PM PDT 24 2631944783 ps
T188 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.3817590596 Jul 10 06:22:50 PM PDT 24 Jul 10 06:22:54 PM PDT 24 2489669814 ps
T189 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1453373433 Jul 10 06:20:56 PM PDT 24 Jul 10 06:21:03 PM PDT 24 2522340816 ps
T190 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.1529763460 Jul 10 06:21:44 PM PDT 24 Jul 10 06:21:47 PM PDT 24 2218374832 ps
T191 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.25474542 Jul 10 06:24:03 PM PDT 24 Jul 10 06:24:11 PM PDT 24 2614478119 ps
T192 /workspace/coverage/default/27.sysrst_ctrl_ultra_low_pwr.861806829 Jul 10 06:22:57 PM PDT 24 Jul 10 06:23:01 PM PDT 24 4278153349 ps
T624 /workspace/coverage/default/8.sysrst_ctrl_ec_pwr_on_rst.3961340565 Jul 10 06:21:30 PM PDT 24 Jul 10 06:21:34 PM PDT 24 3933216035 ps
T110 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.2016332413 Jul 10 06:23:57 PM PDT 24 Jul 10 06:24:59 PM PDT 24 98196421194 ps
T625 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.2514021648 Jul 10 06:20:29 PM PDT 24 Jul 10 06:20:40 PM PDT 24 3943394810 ps
T626 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.2470906998 Jul 10 06:21:04 PM PDT 24 Jul 10 06:21:09 PM PDT 24 2474284080 ps
T627 /workspace/coverage/default/0.sysrst_ctrl_stress_all.208117835 Jul 10 06:20:15 PM PDT 24 Jul 10 06:20:44 PM PDT 24 11150299797 ps
T628 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3775052886 Jul 10 06:20:10 PM PDT 24 Jul 10 06:20:14 PM PDT 24 2280069739 ps
T326 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.1578113607 Jul 10 06:21:58 PM PDT 24 Jul 10 06:23:51 PM PDT 24 105167618340 ps
T294 /workspace/coverage/default/30.sysrst_ctrl_stress_all_with_rand_reset.3688519643 Jul 10 06:23:09 PM PDT 24 Jul 10 06:25:55 PM PDT 24 63267360679 ps
T629 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.4289511475 Jul 10 06:21:40 PM PDT 24 Jul 10 06:21:45 PM PDT 24 2476925338 ps
T630 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.334187956 Jul 10 06:23:36 PM PDT 24 Jul 10 06:23:40 PM PDT 24 2470644292 ps
T631 /workspace/coverage/default/27.sysrst_ctrl_smoke.284928367 Jul 10 06:22:57 PM PDT 24 Jul 10 06:23:00 PM PDT 24 2134670664 ps
T344 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.3380375030 Jul 10 06:24:13 PM PDT 24 Jul 10 06:27:22 PM PDT 24 68966224360 ps
T632 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.318119842 Jul 10 06:22:02 PM PDT 24 Jul 10 06:22:05 PM PDT 24 3013967793 ps
T234 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.1426954241 Jul 10 06:27:36 PM PDT 24 Jul 10 06:29:00 PM PDT 24 32581908010 ps
T633 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.1457048230 Jul 10 06:23:07 PM PDT 24 Jul 10 06:23:10 PM PDT 24 2524502474 ps
T634 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.1375371695 Jul 10 06:20:10 PM PDT 24 Jul 10 06:20:14 PM PDT 24 3661791048 ps
T635 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.251855530 Jul 10 06:22:36 PM PDT 24 Jul 10 06:26:10 PM PDT 24 85525794925 ps
T295 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.252523959 Jul 10 06:23:16 PM PDT 24 Jul 10 06:23:43 PM PDT 24 191627182800 ps
T636 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.360210193 Jul 10 06:20:48 PM PDT 24 Jul 10 06:20:56 PM PDT 24 2513061636 ps
T637 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.4118317275 Jul 10 06:24:11 PM PDT 24 Jul 10 06:24:26 PM PDT 24 2608492672 ps
T638 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.2628445213 Jul 10 06:23:09 PM PDT 24 Jul 10 06:25:53 PM PDT 24 61737215820 ps
T639 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.224352440 Jul 10 06:23:51 PM PDT 24 Jul 10 06:23:55 PM PDT 24 3845634989 ps
T372 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.2038950171 Jul 10 06:23:22 PM PDT 24 Jul 10 06:24:22 PM PDT 24 815037156172 ps
T640 /workspace/coverage/default/3.sysrst_ctrl_ec_pwr_on_rst.959366106 Jul 10 06:20:51 PM PDT 24 Jul 10 06:20:54 PM PDT 24 4376771350 ps
T641 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.2819963213 Jul 10 06:24:11 PM PDT 24 Jul 10 06:24:22 PM PDT 24 2632222654 ps
T358 /workspace/coverage/default/27.sysrst_ctrl_stress_all.3050471172 Jul 10 06:22:57 PM PDT 24 Jul 10 06:23:45 PM PDT 24 137584798760 ps
T642 /workspace/coverage/default/48.sysrst_ctrl_smoke.1119737007 Jul 10 06:24:11 PM PDT 24 Jul 10 06:24:21 PM PDT 24 2194788884 ps
T643 /workspace/coverage/default/38.sysrst_ctrl_combo_detect.4214864477 Jul 10 06:23:33 PM PDT 24 Jul 10 06:25:47 PM PDT 24 104251358694 ps
T644 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.2116770505 Jul 10 06:20:47 PM PDT 24 Jul 10 06:20:50 PM PDT 24 2461234676 ps
T645 /workspace/coverage/default/16.sysrst_ctrl_smoke.2130276489 Jul 10 06:22:04 PM PDT 24 Jul 10 06:22:08 PM PDT 24 2114428457 ps
T346 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.1907853578 Jul 10 06:24:17 PM PDT 24 Jul 10 06:25:30 PM PDT 24 103551355453 ps
T646 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.4096591268 Jul 10 06:23:16 PM PDT 24 Jul 10 06:23:26 PM PDT 24 3150869459 ps
T647 /workspace/coverage/default/24.sysrst_ctrl_smoke.3071378896 Jul 10 06:22:50 PM PDT 24 Jul 10 06:22:58 PM PDT 24 2110182056 ps
T648 /workspace/coverage/default/33.sysrst_ctrl_smoke.650145054 Jul 10 06:23:22 PM PDT 24 Jul 10 06:23:27 PM PDT 24 2115053834 ps
T649 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.2073242968 Jul 10 06:21:38 PM PDT 24 Jul 10 06:21:42 PM PDT 24 2076371201 ps
T650 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.1727971736 Jul 10 06:22:44 PM PDT 24 Jul 10 06:22:53 PM PDT 24 9756483682 ps
T651 /workspace/coverage/default/39.sysrst_ctrl_ec_pwr_on_rst.1758000153 Jul 10 06:23:40 PM PDT 24 Jul 10 06:23:48 PM PDT 24 2749599758 ps
T365 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.493332924 Jul 10 06:24:08 PM PDT 24 Jul 10 06:24:44 PM PDT 24 52625800472 ps
T652 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.885113950 Jul 10 06:24:09 PM PDT 24 Jul 10 06:24:23 PM PDT 24 2457276804 ps
T653 /workspace/coverage/default/24.sysrst_ctrl_alert_test.1248213567 Jul 10 06:22:50 PM PDT 24 Jul 10 06:22:57 PM PDT 24 2013405823 ps
T87 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.2741054923 Jul 10 06:20:28 PM PDT 24 Jul 10 06:21:13 PM PDT 24 33905842313 ps
T654 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.1385790267 Jul 10 06:20:42 PM PDT 24 Jul 10 06:23:17 PM PDT 24 64829617660 ps
T655 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.1696790029 Jul 10 06:23:58 PM PDT 24 Jul 10 06:24:06 PM PDT 24 2608717789 ps
T656 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.3333328871 Jul 10 06:20:15 PM PDT 24 Jul 10 06:20:20 PM PDT 24 3091419246 ps
T657 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.381388340 Jul 10 06:22:07 PM PDT 24 Jul 10 06:22:11 PM PDT 24 4112524463 ps
T349 /workspace/coverage/default/28.sysrst_ctrl_combo_detect_with_pre_cond.2562902872 Jul 10 06:22:58 PM PDT 24 Jul 10 06:23:38 PM PDT 24 88686133744 ps
T658 /workspace/coverage/default/29.sysrst_ctrl_stress_all.2550593634 Jul 10 06:23:14 PM PDT 24 Jul 10 06:23:16 PM PDT 24 6605358223 ps
T659 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.1810326906 Jul 10 06:23:00 PM PDT 24 Jul 10 06:23:06 PM PDT 24 9381113506 ps
T660 /workspace/coverage/default/19.sysrst_ctrl_smoke.2012378359 Jul 10 06:22:23 PM PDT 24 Jul 10 06:22:25 PM PDT 24 2153610919 ps
T661 /workspace/coverage/default/15.sysrst_ctrl_smoke.4154830005 Jul 10 06:22:05 PM PDT 24 Jul 10 06:22:10 PM PDT 24 2115014533 ps
T662 /workspace/coverage/default/39.sysrst_ctrl_smoke.488721146 Jul 10 06:23:39 PM PDT 24 Jul 10 06:23:44 PM PDT 24 2130707971 ps
T663 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.4287162100 Jul 10 06:22:59 PM PDT 24 Jul 10 06:23:09 PM PDT 24 2978305298 ps
T664 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.3064324102 Jul 10 06:22:47 PM PDT 24 Jul 10 06:22:51 PM PDT 24 3530399322 ps
T169 /workspace/coverage/default/2.sysrst_ctrl_stress_all.3397733793 Jul 10 06:20:45 PM PDT 24 Jul 10 06:21:17 PM PDT 24 12491728084 ps
T665 /workspace/coverage/default/45.sysrst_ctrl_combo_detect_with_pre_cond.4007941602 Jul 10 06:23:58 PM PDT 24 Jul 10 06:24:16 PM PDT 24 26100095099 ps
T666 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.1736092078 Jul 10 06:24:02 PM PDT 24 Jul 10 06:24:13 PM PDT 24 2474942438 ps
T126 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.2983982444 Jul 10 06:20:57 PM PDT 24 Jul 10 06:23:20 PM PDT 24 221918702619 ps
T667 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.289429895 Jul 10 06:22:58 PM PDT 24 Jul 10 06:23:06 PM PDT 24 2182105310 ps
T668 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.360671157 Jul 10 06:24:09 PM PDT 24 Jul 10 06:26:16 PM PDT 24 117360063610 ps
T145 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.1576601649 Jul 10 06:22:08 PM PDT 24 Jul 10 06:22:16 PM PDT 24 6050251829 ps
T669 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.2220585019 Jul 10 06:23:27 PM PDT 24 Jul 10 06:23:30 PM PDT 24 3259876551 ps
T670 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.1607015568 Jul 10 06:20:18 PM PDT 24 Jul 10 06:21:48 PM PDT 24 369748169022 ps
T671 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.2631585146 Jul 10 06:21:04 PM PDT 24 Jul 10 06:21:09 PM PDT 24 4917871231 ps
T672 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.2092716693 Jul 10 06:22:42 PM PDT 24 Jul 10 06:22:44 PM PDT 24 2648406741 ps
T127 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.2214352496 Jul 10 06:22:20 PM PDT 24 Jul 10 06:23:18 PM PDT 24 3483066636083 ps
T673 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.1760604205 Jul 10 06:23:31 PM PDT 24 Jul 10 06:23:40 PM PDT 24 3245635547 ps
T674 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.2499871121 Jul 10 06:21:49 PM PDT 24 Jul 10 06:21:51 PM PDT 24 2169524428 ps
T675 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.3554426294 Jul 10 06:24:22 PM PDT 24 Jul 10 06:25:51 PM PDT 24 122492674823 ps
T263 /workspace/coverage/default/33.sysrst_ctrl_stress_all_with_rand_reset.2502569311 Jul 10 06:23:22 PM PDT 24 Jul 10 06:24:22 PM PDT 24 22904396804 ps
T676 /workspace/coverage/default/82.sysrst_ctrl_combo_detect_with_pre_cond.1660638212 Jul 10 06:24:21 PM PDT 24 Jul 10 06:24:43 PM PDT 24 24854750670 ps
T677 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.3449923176 Jul 10 06:21:58 PM PDT 24 Jul 10 06:22:01 PM PDT 24 2635412732 ps
T678 /workspace/coverage/default/22.sysrst_ctrl_stress_all.3791306096 Jul 10 06:22:44 PM PDT 24 Jul 10 06:23:04 PM PDT 24 6445416573 ps
T679 /workspace/coverage/default/14.sysrst_ctrl_ultra_low_pwr.4099377356 Jul 10 06:21:57 PM PDT 24 Jul 10 06:21:59 PM PDT 24 3167354968 ps
T680 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.966935341 Jul 10 06:23:39 PM PDT 24 Jul 10 06:23:44 PM PDT 24 3874260712 ps
T681 /workspace/coverage/default/37.sysrst_ctrl_stress_all.3682042493 Jul 10 06:23:35 PM PDT 24 Jul 10 06:23:44 PM PDT 24 11243503535 ps
T682 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.1438034453 Jul 10 06:23:40 PM PDT 24 Jul 10 06:23:45 PM PDT 24 2470884379 ps
T683 /workspace/coverage/default/34.sysrst_ctrl_stress_all.20996826 Jul 10 06:23:22 PM PDT 24 Jul 10 06:23:45 PM PDT 24 16332182696 ps
T684 /workspace/coverage/default/37.sysrst_ctrl_smoke.2234465588 Jul 10 06:23:34 PM PDT 24 Jul 10 06:23:39 PM PDT 24 2114923504 ps
T128 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.3032339120 Jul 10 06:21:40 PM PDT 24 Jul 10 06:21:46 PM PDT 24 5630736756 ps
T146 /workspace/coverage/default/1.sysrst_ctrl_stress_all_with_rand_reset.1284406948 Jul 10 06:21:16 PM PDT 24 Jul 10 06:22:08 PM PDT 24 51483003011 ps
T685 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.3588727449 Jul 10 06:24:20 PM PDT 24 Jul 10 06:27:55 PM PDT 24 83709517691 ps
T686 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.595367369 Jul 10 06:21:04 PM PDT 24 Jul 10 06:21:08 PM PDT 24 2120526436 ps
T232 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.756138268 Jul 10 06:22:41 PM PDT 24 Jul 10 06:22:46 PM PDT 24 3627949425 ps
T687 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.4149308761 Jul 10 06:23:22 PM PDT 24 Jul 10 06:23:26 PM PDT 24 2644414804 ps
T688 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.2052033284 Jul 10 06:21:42 PM PDT 24 Jul 10 06:27:40 PM PDT 24 133212363316 ps
T689 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.2603165804 Jul 10 06:24:15 PM PDT 24 Jul 10 06:29:26 PM PDT 24 118524864898 ps
T332 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.3744609404 Jul 10 06:23:48 PM PDT 24 Jul 10 06:24:56 PM PDT 24 82950040575 ps
T690 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.391795698 Jul 10 06:23:38 PM PDT 24 Jul 10 06:23:41 PM PDT 24 2214755603 ps
T691 /workspace/coverage/default/36.sysrst_ctrl_in_out_inverted.576204448 Jul 10 06:23:29 PM PDT 24 Jul 10 06:23:33 PM PDT 24 2477678739 ps
T692 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.2465529118 Jul 10 06:23:21 PM PDT 24 Jul 10 06:23:26 PM PDT 24 2142905144 ps
T693 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.917629568 Jul 10 06:20:22 PM PDT 24 Jul 10 06:20:26 PM PDT 24 2618189883 ps
T694 /workspace/coverage/default/29.sysrst_ctrl_alert_test.4014090063 Jul 10 06:23:10 PM PDT 24 Jul 10 06:23:13 PM PDT 24 2036101433 ps
T88 /workspace/coverage/default/0.sysrst_ctrl_feature_disable.3916191907 Jul 10 06:20:15 PM PDT 24 Jul 10 06:21:53 PM PDT 24 37423332773 ps
T695 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.4248208382 Jul 10 06:23:08 PM PDT 24 Jul 10 06:23:18 PM PDT 24 3704060520 ps
T696 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.25382721 Jul 10 06:21:58 PM PDT 24 Jul 10 06:25:11 PM PDT 24 147848273424 ps
T697 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.2269156464 Jul 10 06:24:02 PM PDT 24 Jul 10 06:24:08 PM PDT 24 12013004332 ps
T698 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.2405726839 Jul 10 06:23:48 PM PDT 24 Jul 10 06:26:58 PM PDT 24 315045872722 ps
T699 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.92359907 Jul 10 06:23:48 PM PDT 24 Jul 10 06:23:53 PM PDT 24 3858134295 ps
T700 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.209077538 Jul 10 06:23:56 PM PDT 24 Jul 10 06:24:48 PM PDT 24 38450683962 ps
T701 /workspace/coverage/default/7.sysrst_ctrl_alert_test.1727513637 Jul 10 06:21:24 PM PDT 24 Jul 10 06:21:27 PM PDT 24 2029302810 ps
T702 /workspace/coverage/default/3.sysrst_ctrl_smoke.2450396908 Jul 10 06:20:45 PM PDT 24 Jul 10 06:20:49 PM PDT 24 2120349042 ps
T703 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.1755209582 Jul 10 06:21:48 PM PDT 24 Jul 10 06:21:50 PM PDT 24 2563090901 ps
T704 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.1279767860 Jul 10 06:22:44 PM PDT 24 Jul 10 06:23:24 PM PDT 24 37084775278 ps
T705 /workspace/coverage/default/44.sysrst_ctrl_in_out_inverted.1000401332 Jul 10 06:23:51 PM PDT 24 Jul 10 06:23:59 PM PDT 24 2453131720 ps
T706 /workspace/coverage/default/14.sysrst_ctrl_alert_test.3449926160 Jul 10 06:22:06 PM PDT 24 Jul 10 06:22:08 PM PDT 24 2140085367 ps
T707 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.191544742 Jul 10 06:22:37 PM PDT 24 Jul 10 06:22:39 PM PDT 24 2134028839 ps
T708 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.3070266788 Jul 10 06:22:36 PM PDT 24 Jul 10 06:22:42 PM PDT 24 2261717121 ps
T709 /workspace/coverage/default/35.sysrst_ctrl_pin_access_test.3257746893 Jul 10 06:23:23 PM PDT 24 Jul 10 06:23:26 PM PDT 24 2110489947 ps
T338 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.3662039549 Jul 10 06:22:28 PM PDT 24 Jul 10 06:23:08 PM PDT 24 61627323357 ps
T710 /workspace/coverage/default/23.sysrst_ctrl_stress_all_with_rand_reset.1409959467 Jul 10 06:22:43 PM PDT 24 Jul 10 06:22:57 PM PDT 24 30395532689 ps
T711 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.1708973125 Jul 10 06:24:10 PM PDT 24 Jul 10 06:24:21 PM PDT 24 2169775635 ps
T712 /workspace/coverage/default/79.sysrst_ctrl_combo_detect_with_pre_cond.3585126451 Jul 10 06:24:26 PM PDT 24 Jul 10 06:25:06 PM PDT 24 55346960076 ps
T713 /workspace/coverage/default/2.sysrst_ctrl_alert_test.2097618779 Jul 10 06:20:46 PM PDT 24 Jul 10 06:20:49 PM PDT 24 2035015144 ps
T714 /workspace/coverage/default/9.sysrst_ctrl_smoke.4050124980 Jul 10 06:21:28 PM PDT 24 Jul 10 06:21:32 PM PDT 24 2130446096 ps
T715 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.408490819 Jul 10 06:23:33 PM PDT 24 Jul 10 06:23:38 PM PDT 24 2515006115 ps
T137 /workspace/coverage/default/9.sysrst_ctrl_ultra_low_pwr.694394193 Jul 10 06:21:33 PM PDT 24 Jul 10 06:22:37 PM PDT 24 362250266131 ps
T716 /workspace/coverage/default/41.sysrst_ctrl_combo_detect.2636089245 Jul 10 06:23:45 PM PDT 24 Jul 10 06:24:14 PM PDT 24 53526997113 ps
T717 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.4186088695 Jul 10 06:24:02 PM PDT 24 Jul 10 06:24:08 PM PDT 24 2087301113 ps
T718 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.2174252102 Jul 10 06:22:18 PM PDT 24 Jul 10 06:22:23 PM PDT 24 3715872835 ps
T719 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.1347890209 Jul 10 06:22:06 PM PDT 24 Jul 10 06:33:59 PM PDT 24 258322974096 ps
T720 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.3916579016 Jul 10 06:22:09 PM PDT 24 Jul 10 06:22:16 PM PDT 24 2015584162 ps
T721 /workspace/coverage/default/17.sysrst_ctrl_alert_test.3680135791 Jul 10 06:22:17 PM PDT 24 Jul 10 06:22:24 PM PDT 24 2012217874 ps
T722 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.2140242311 Jul 10 06:21:04 PM PDT 24 Jul 10 06:21:08 PM PDT 24 3125215734 ps
T723 /workspace/coverage/default/14.sysrst_ctrl_pin_access_test.1316769894 Jul 10 06:21:57 PM PDT 24 Jul 10 06:21:58 PM PDT 24 2328675735 ps
T354 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.3339945588 Jul 10 06:22:56 PM PDT 24 Jul 10 06:23:59 PM PDT 24 79358774720 ps
T724 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.2587717892 Jul 10 06:22:32 PM PDT 24 Jul 10 06:22:39 PM PDT 24 3569479005 ps
T725 /workspace/coverage/default/32.sysrst_ctrl_ec_pwr_on_rst.4159303781 Jul 10 06:23:15 PM PDT 24 Jul 10 06:23:28 PM PDT 24 4480747208 ps
T726 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.3442560268 Jul 10 06:22:38 PM PDT 24 Jul 10 06:22:45 PM PDT 24 2615192887 ps
T727 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.3454748833 Jul 10 06:23:43 PM PDT 24 Jul 10 06:23:51 PM PDT 24 3257254169 ps
T728 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.1631645213 Jul 10 06:20:52 PM PDT 24 Jul 10 06:21:02 PM PDT 24 6006786531 ps
T729 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.3845989199 Jul 10 06:22:23 PM PDT 24 Jul 10 06:22:33 PM PDT 24 3564437972 ps
T730 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.1518529860 Jul 10 06:23:44 PM PDT 24 Jul 10 06:23:56 PM PDT 24 3494777077 ps
T731 /workspace/coverage/default/11.sysrst_ctrl_stress_all.3877563525 Jul 10 06:21:45 PM PDT 24 Jul 10 06:21:56 PM PDT 24 27001201110 ps
T732 /workspace/coverage/default/3.sysrst_ctrl_alert_test.2809174182 Jul 10 06:21:05 PM PDT 24 Jul 10 06:21:08 PM PDT 24 2025687684 ps
T733 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.896739044 Jul 10 06:23:29 PM PDT 24 Jul 10 06:23:32 PM PDT 24 5802578715 ps
T366 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.1523707216 Jul 10 06:21:40 PM PDT 24 Jul 10 06:22:22 PM PDT 24 16274314729 ps
T734 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.1835621474 Jul 10 06:24:03 PM PDT 24 Jul 10 06:24:14 PM PDT 24 2508447262 ps
T735 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.509935780 Jul 10 06:23:01 PM PDT 24 Jul 10 06:23:06 PM PDT 24 2470541975 ps
T736 /workspace/coverage/default/25.sysrst_ctrl_alert_test.2109385565 Jul 10 06:22:55 PM PDT 24 Jul 10 06:23:01 PM PDT 24 2012877622 ps
T737 /workspace/coverage/default/18.sysrst_ctrl_stress_all.2483517094 Jul 10 06:22:22 PM PDT 24 Jul 10 06:22:31 PM PDT 24 11511383582 ps
T738 /workspace/coverage/default/13.sysrst_ctrl_stress_all.3650556512 Jul 10 06:22:01 PM PDT 24 Jul 10 06:22:09 PM PDT 24 9101455692 ps
T739 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.2500325422 Jul 10 06:22:11 PM PDT 24 Jul 10 06:29:39 PM PDT 24 171605696866 ps
T740 /workspace/coverage/default/29.sysrst_ctrl_smoke.475617019 Jul 10 06:22:59 PM PDT 24 Jul 10 06:23:06 PM PDT 24 2110527430 ps
T741 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.1718156266 Jul 10 06:21:29 PM PDT 24 Jul 10 06:21:32 PM PDT 24 2649323184 ps
T742 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.1110714413 Jul 10 06:21:05 PM PDT 24 Jul 10 06:22:48 PM PDT 24 172638852837 ps
T743 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.3614230042 Jul 10 06:21:34 PM PDT 24 Jul 10 06:21:40 PM PDT 24 3391119897 ps
T744 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.811133398 Jul 10 06:23:15 PM PDT 24 Jul 10 06:23:25 PM PDT 24 3993088224 ps
T745 /workspace/coverage/default/35.sysrst_ctrl_alert_test.1167872120 Jul 10 06:23:28 PM PDT 24 Jul 10 06:23:31 PM PDT 24 2028038253 ps
T352 /workspace/coverage/default/5.sysrst_ctrl_combo_detect.2676756739 Jul 10 06:21:10 PM PDT 24 Jul 10 06:27:57 PM PDT 24 158938813709 ps
T347 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.278319114 Jul 10 06:24:22 PM PDT 24 Jul 10 06:26:15 PM PDT 24 75174274554 ps
T746 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.3058486400 Jul 10 06:20:21 PM PDT 24 Jul 10 06:20:27 PM PDT 24 2231194318 ps
T362 /workspace/coverage/default/73.sysrst_ctrl_combo_detect_with_pre_cond.3300742384 Jul 10 06:24:15 PM PDT 24 Jul 10 06:24:47 PM PDT 24 34214888260 ps
T363 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.3990487644 Jul 10 06:23:23 PM PDT 24 Jul 10 06:23:51 PM PDT 24 57415943006 ps
T747 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.2135710735 Jul 10 06:23:07 PM PDT 24 Jul 10 06:23:09 PM PDT 24 2492182875 ps
T748 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.2466130428 Jul 10 06:23:35 PM PDT 24 Jul 10 06:25:02 PM PDT 24 69020021367 ps
T749 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.727420687 Jul 10 06:24:09 PM PDT 24 Jul 10 06:24:25 PM PDT 24 3632043896 ps
T750 /workspace/coverage/default/46.sysrst_ctrl_stress_all_with_rand_reset.670299195 Jul 10 06:24:02 PM PDT 24 Jul 10 06:24:46 PM PDT 24 67052830610 ps
T751 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.2368257873 Jul 10 06:24:17 PM PDT 24 Jul 10 06:24:44 PM PDT 24 24101836852 ps
T345 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.2628551525 Jul 10 06:24:07 PM PDT 24 Jul 10 06:27:27 PM PDT 24 73647734959 ps
T752 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.2658376497 Jul 10 06:21:16 PM PDT 24 Jul 10 06:23:13 PM PDT 24 57376173758 ps
T753 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.4145183280 Jul 10 06:23:22 PM PDT 24 Jul 10 06:23:25 PM PDT 24 3319791060 ps
T754 /workspace/coverage/default/42.sysrst_ctrl_ec_pwr_on_rst.1649343911 Jul 10 06:23:47 PM PDT 24 Jul 10 06:23:53 PM PDT 24 4883740401 ps
T755 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.3133845506 Jul 10 06:23:57 PM PDT 24 Jul 10 06:24:51 PM PDT 24 898888402213 ps
T756 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.3263965479 Jul 10 06:21:04 PM PDT 24 Jul 10 06:21:07 PM PDT 24 2560368880 ps
T757 /workspace/coverage/default/13.sysrst_ctrl_smoke.2562098956 Jul 10 06:21:53 PM PDT 24 Jul 10 06:21:56 PM PDT 24 2127597638 ps
T758 /workspace/coverage/default/8.sysrst_ctrl_smoke.2311167880 Jul 10 06:21:24 PM PDT 24 Jul 10 06:21:28 PM PDT 24 2119461672 ps
T759 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.3815137356 Jul 10 06:22:49 PM PDT 24 Jul 10 06:22:54 PM PDT 24 2621631069 ps
T154 /workspace/coverage/default/17.sysrst_ctrl_stress_all_with_rand_reset.61399365 Jul 10 06:22:17 PM PDT 24 Jul 10 06:23:10 PM PDT 24 28110624825 ps
T157 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.2678094081 Jul 10 06:20:26 PM PDT 24 Jul 10 06:20:29 PM PDT 24 3096080288 ps
T158 /workspace/coverage/default/6.sysrst_ctrl_stress_all_with_rand_reset.335882692 Jul 10 06:21:17 PM PDT 24 Jul 10 06:22:31 PM PDT 24 27955413776 ps
T147 /workspace/coverage/default/47.sysrst_ctrl_stress_all.2269700625 Jul 10 06:24:15 PM PDT 24 Jul 10 06:24:32 PM PDT 24 12094090963 ps
T159 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.2534003696 Jul 10 06:24:16 PM PDT 24 Jul 10 06:25:05 PM PDT 24 31091308580 ps
T160 /workspace/coverage/default/13.sysrst_ctrl_in_out_inverted.1438178834 Jul 10 06:21:53 PM PDT 24 Jul 10 06:21:56 PM PDT 24 2486106793 ps
T161 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.2806093662 Jul 10 06:22:24 PM PDT 24 Jul 10 06:24:15 PM PDT 24 58054157760 ps
T162 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.2054965699 Jul 10 06:22:57 PM PDT 24 Jul 10 06:23:02 PM PDT 24 2518850432 ps
T163 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.635079583 Jul 10 06:24:16 PM PDT 24 Jul 10 06:28:08 PM PDT 24 89436480159 ps
T164 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.3791448241 Jul 10 06:20:23 PM PDT 24 Jul 10 06:20:31 PM PDT 24 2747985889 ps
T760 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.2588066042 Jul 10 06:20:21 PM PDT 24 Jul 10 06:20:23 PM PDT 24 2488997454 ps
T761 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.3872025828 Jul 10 06:21:22 PM PDT 24 Jul 10 06:21:30 PM PDT 24 2458483722 ps
T196 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.1652683555 Jul 10 06:22:56 PM PDT 24 Jul 10 06:22:59 PM PDT 24 2354256136 ps
T762 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.459544056 Jul 10 06:22:29 PM PDT 24 Jul 10 06:23:43 PM PDT 24 114772160579 ps
T763 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.1685112518 Jul 10 06:23:40 PM PDT 24 Jul 10 06:23:47 PM PDT 24 2614731392 ps
T764 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.1717266668 Jul 10 06:22:45 PM PDT 24 Jul 10 06:22:49 PM PDT 24 5704726809 ps
T765 /workspace/coverage/default/40.sysrst_ctrl_in_out_inverted.2548161491 Jul 10 06:23:38 PM PDT 24 Jul 10 06:23:47 PM PDT 24 2479677805 ps
T766 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.4188443540 Jul 10 06:23:15 PM PDT 24 Jul 10 06:23:25 PM PDT 24 5852803466 ps
T767 /workspace/coverage/default/41.sysrst_ctrl_smoke.2377368330 Jul 10 06:23:48 PM PDT 24 Jul 10 06:23:52 PM PDT 24 2135069282 ps
T768 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.4036909176 Jul 10 06:22:11 PM PDT 24 Jul 10 06:22:22 PM PDT 24 3675436440 ps
T769 /workspace/coverage/default/12.sysrst_ctrl_stress_all.2742132607 Jul 10 06:21:52 PM PDT 24 Jul 10 06:22:18 PM PDT 24 9840237037 ps
T325 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.788297664 Jul 10 06:24:14 PM PDT 24 Jul 10 06:24:59 PM PDT 24 38495111431 ps
T367 /workspace/coverage/default/9.sysrst_ctrl_stress_all.3868393314 Jul 10 06:21:44 PM PDT 24 Jul 10 06:22:31 PM PDT 24 17463568753 ps
T770 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.1923232094 Jul 10 06:23:57 PM PDT 24 Jul 10 06:23:59 PM PDT 24 2632820006 ps
T771 /workspace/coverage/default/2.sysrst_ctrl_smoke.907253851 Jul 10 06:20:36 PM PDT 24 Jul 10 06:20:39 PM PDT 24 2127359862 ps
T772 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.1580508054 Jul 10 06:22:36 PM PDT 24 Jul 10 06:22:41 PM PDT 24 3134718762 ps
T773 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.1914195934 Jul 10 06:24:27 PM PDT 24 Jul 10 06:24:49 PM PDT 24 27606770169 ps
T774 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.594785300 Jul 10 06:20:26 PM PDT 24 Jul 10 06:20:29 PM PDT 24 4261457077 ps
T775 /workspace/coverage/default/63.sysrst_ctrl_combo_detect_with_pre_cond.643911142 Jul 10 06:24:18 PM PDT 24 Jul 10 06:25:24 PM PDT 24 89716467808 ps
T776 /workspace/coverage/default/36.sysrst_ctrl_smoke.2446985122 Jul 10 06:23:29 PM PDT 24 Jul 10 06:23:34 PM PDT 24 2114649019 ps
T777 /workspace/coverage/default/26.sysrst_ctrl_alert_test.24063364 Jul 10 06:22:57 PM PDT 24 Jul 10 06:23:00 PM PDT 24 2037990247 ps
T778 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.662986870 Jul 10 06:23:00 PM PDT 24 Jul 10 06:23:05 PM PDT 24 2147653718 ps
T351 /workspace/coverage/default/32.sysrst_ctrl_combo_detect_with_pre_cond.4152947915 Jul 10 06:23:29 PM PDT 24 Jul 10 06:24:48 PM PDT 24 113551679875 ps
T779 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.2728251167 Jul 10 06:21:59 PM PDT 24 Jul 10 06:22:03 PM PDT 24 2513991340 ps
T339 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.4245326989 Jul 10 06:22:49 PM PDT 24 Jul 10 06:24:05 PM PDT 24 57806937670 ps
T780 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.2159804659 Jul 10 06:23:22 PM PDT 24 Jul 10 06:23:33 PM PDT 24 5525166703 ps
T781 /workspace/coverage/default/17.sysrst_ctrl_stress_all.1039786671 Jul 10 06:22:16 PM PDT 24 Jul 10 06:22:33 PM PDT 24 6680007122 ps
T281 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.3150726418 Jul 10 06:20:46 PM PDT 24 Jul 10 06:21:00 PM PDT 24 42322840279 ps
T355 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.4119350716 Jul 10 06:23:28 PM PDT 24 Jul 10 06:25:04 PM PDT 24 85052694286 ps
T148 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.1648738705 Jul 10 06:22:06 PM PDT 24 Jul 10 06:22:14 PM PDT 24 3034901351 ps
T782 /workspace/coverage/default/25.sysrst_ctrl_in_out_inverted.1897472311 Jul 10 06:22:50 PM PDT 24 Jul 10 06:22:54 PM PDT 24 2468048345 ps
T783 /workspace/coverage/default/32.sysrst_ctrl_pin_override_test.4165164735 Jul 10 06:23:15 PM PDT 24 Jul 10 06:23:19 PM PDT 24 2535063663 ps
T784 /workspace/coverage/default/8.sysrst_ctrl_stress_all.3603171674 Jul 10 06:21:29 PM PDT 24 Jul 10 06:22:06 PM PDT 24 14051870288 ps
T785 /workspace/coverage/default/4.sysrst_ctrl_smoke.2584251257 Jul 10 06:21:05 PM PDT 24 Jul 10 06:21:09 PM PDT 24 2123606038 ps
T786 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.3346527531 Jul 10 06:23:38 PM PDT 24 Jul 10 06:29:19 PM PDT 24 249005092543 ps
T787 /workspace/coverage/default/21.sysrst_ctrl_combo_detect.2650243939 Jul 10 06:22:37 PM PDT 24 Jul 10 06:24:55 PM PDT 24 57904585676 ps
T788 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.1817488741 Jul 10 06:23:08 PM PDT 24 Jul 10 06:23:16 PM PDT 24 2509863612 ps
T789 /workspace/coverage/default/42.sysrst_ctrl_pin_override_test.2969877744 Jul 10 06:23:47 PM PDT 24 Jul 10 06:23:56 PM PDT 24 2513977342 ps
T790 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.2356670795 Jul 10 06:20:38 PM PDT 24 Jul 10 06:21:16 PM PDT 24 60030341584 ps
T791 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.702008568 Jul 10 06:23:00 PM PDT 24 Jul 10 06:23:06 PM PDT 24 2706489462 ps
T792 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.7193271 Jul 10 06:23:22 PM PDT 24 Jul 10 06:24:10 PM PDT 24 58311529270 ps
T793 /workspace/coverage/default/27.sysrst_ctrl_in_out_inverted.278288850 Jul 10 06:22:57 PM PDT 24 Jul 10 06:23:02 PM PDT 24 2465405580 ps
T794 /workspace/coverage/default/87.sysrst_ctrl_combo_detect_with_pre_cond.468522984 Jul 10 06:24:20 PM PDT 24 Jul 10 06:25:39 PM PDT 24 27578912740 ps
T795 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.4067747596 Jul 10 06:21:28 PM PDT 24 Jul 10 06:21:31 PM PDT 24 2732441730 ps
T796 /workspace/coverage/default/68.sysrst_ctrl_combo_detect_with_pre_cond.3846342926 Jul 10 06:24:15 PM PDT 24 Jul 10 06:25:08 PM PDT 24 35789553481 ps
T797 /workspace/coverage/default/27.sysrst_ctrl_edge_detect.1171075081 Jul 10 06:22:57 PM PDT 24 Jul 10 06:23:02 PM PDT 24 3663166191 ps
T798 /workspace/coverage/default/35.sysrst_ctrl_smoke.1611161551 Jul 10 06:23:22 PM PDT 24 Jul 10 06:23:25 PM PDT 24 2193365005 ps
T799 /workspace/coverage/default/11.sysrst_ctrl_alert_test.1049827302 Jul 10 06:21:47 PM PDT 24 Jul 10 06:21:54 PM PDT 24 2008006455 ps
T800 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.200975485 Jul 10 06:23:57 PM PDT 24 Jul 10 06:24:00 PM PDT 24 2714721582 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%